Employment
Employment history is unavailable.
Education
-
Jadavpur University Ph.D.2014 - 2016
Projects & Funding
Projects & funding information is unavailable.
Publications (20)
- Influence of Channel length and High-K oxide Thickness on Subthreshold DC Performance of Graded Channel and Gate stack DG-MOSFETs Save
- An Analytical BTBT Current Model of Symmetric/Asymmetric 4T Tunnel Double Gate FETs With Ambipolar Characteristic Save
- Design and study of programmable ring oscillator using IDUDGMOSFET Save
- Impact of temperature on linearity and harmonic distortion characteristics of underlapped FinFET Save
- Influence of Underlap on Gate Stack DG-MOSFET for analytical study of Analog/RF performance Save
- Influence of channel length and high-K oxide thickness on subthreshold analog/RF performance of graded channel and gate stack DG-MOSFETs Save
- Low-power amplitude modulator for wireless application using underlap double-gate metal-oxide-semiconductor field-effect transistor Save
- Physical Insights Into Electric Field Modulation in Dual-<inline-formula> <tex-math notation="LaTeX">$k$ </tex-math> </inline-formula> Spacer Asymmetric Underlap FinFET Save
- Analysis of high-κ spacer asymmetric underlap DG-MOSFET for SOC application Save
- Asymmetric underlap dual material gate DG-FET for low power analog/RF applications Save