GIRDHAR GOPAL

Employment

• National Institute of Technology Patna Assistant Professor
  2024 - Present
• Indian Institute of Information Technology Una Assistant Professor
  2023 - 2024
• Malaviya National Institute of Technology Jaipur RESEARCH SCHOLAR
  2020 - 2023

Education

Education history is unavailable.

Projects & Funding

Projects & funding information is unavailable.

Publications (9)

• Design and performance analysis of a vertical Au/CuSbS2/TiO2/ITO photodetector via SCAPS-1D simulation
  Physica Scripta 2026 DOI: 10.1088/1402-4896/ae97c5
  +Save
• Simulation based analysis of HK-Ge-Step-FinFET and its usage as inverter & SRAM
  Physica Scripta 2024 DOI: 10.1088/1402-4896/ad5ecb
  +Save
• Design and analysis of hetero-dielectric Junctionless-TFET(JL-TFET) with N+ pocket as label free biosensors
  Physica Scripta 2024 DOI: 10.1088/1402-4896/ad2eff
  +Save
• Design and implementation of the logic gates using electrically doped configurable polarity control double gate tunnel FET
  Physica Scripta 2024 DOI: 10.1088/1402-4896/ad2897
  +Save
• Simulation-based analysis of an L-patterned negative-capacitance dual tunnel VTFET
  International Journal of Electronics 2024 DOI: 10.1080/00207217.2022.2164069
  +Save
• Impact of Temperature on the Reliability of UTB-DG-FE-TFETs and Their RF/Analog and Linearity Parameter Dependence
  Journal of Electronic Materials 2023 DOI: 10.1007/s11664-023-10556-x
  +Save
• Investigation of temperature for the stacked Ferroelectric Heterojunction TFET(Fe-HTFET) on box substrate
  Micro and Nanostructures 2023 DOI: 10.1016/j.micrna.2023.207546
  +Save
• Stacked ferroelectric heterojunction tunnel field effect transistor on a buried oxide substrate for enhanced electrical performance *
  Semiconductor Science and Technology 2022 DOI: 10.1088/1361-6641/ac830b
  +Save
• Simulation-Based Analysis of Ultra Thin-Body Double Gate Ferroelectric TFET for an Enhanced Electric Performance
  Silicon 2022 DOI: 10.1007/s12633-021-01428-2
  +Save