kosaraju sivani

Employment

• Kakatiya Institute of Technology and Science Professor & Head
  2015 - Present

Education

• JNTU Ph.D
  2004 - 2010

Projects & Funding

Projects & funding information is unavailable.

Publications (49)

• Heterojunction tunnel field-effect transistor suitable for high-speed low-power applications
  Applied Nanoscience (Switzerland) 2023 DOI: 10.1007/s13204-022-02358-0
  +Save
• A 90 nm area and power efficient Carry Select Adder using 2-1 multiplexer based Excess-1 block
  Engineering Research Express 2023 DOI: 10.1088/2631-8695/acc514
  +Save
• Design of 64-bit Signed Magnitude Comparator using FPGA for IoT applications
  Proceedings - IEEE International Conference on Advances in Computing, Communication and Applied Informatics, ACCAI 2022 2022 DOI: 10.1109/ACCAI53970.2022.9752617
  +Save
• Design of MAC unit for digital filters in signal processing and communication
  International Journal of Speech Technology 2022 DOI: 10.1007/s10772-021-09824-0
  +Save
• Implementation of parallel multiplier based on Booth computing method using FPGA
  Proceedings - IEEE International Conference on Advances in Computing, Communication and Applied Informatics, ACCAI 2022 2022 DOI: 10.1109/ACCAI53970.2022.9752479
  +Save
• OFDM Channel Estimation along with De-noising Approach under Small SNR Environment using SSA
  Journal of Communications Software and Systems 2022 DOI: 10.24138/jcomss.v18i1.1082
  +Save
• Simulation and synthesis of UART through FPGA Zedboard for IoT applications
  Proceedings - IEEE International Conference on Advances in Computing, Communication and Applied Informatics, ACCAI 2022 2022 DOI: 10.1109/ACCAI53970.2022.9752556
  +Save
• The Role of EEG-based Brain Computer Interface using Machine Learning Techniques: A Comparative Study
  2022 IEEE Industrial Electronics and Applications Conference, IEACon 2022 2022 DOI: 10.1109/IEACon55029.2022.9951740
  +Save
• A 16 nm FinFET circuit with triple function as digital multiplexer, active-high and active-low output decoder for high-performance SRAM architecture
  Semiconductor Science and Technology 2022 DOI: 10.1088/1361-6641/ac77ae
  +Save
• Design of 0.8V, 22 nm DG-FinFET based efficient VLSI multiplexers
  Microelectronics Journal 2021 DOI: 10.1016/j.mejo.2021.105059
  +Save