DR HARISH BABU GADE

Employment

• CVR COLLEGE OF ENGINEERING

Education

• Koneru Lakshmaiah Education Foundation Ph.D
  2017 - 2023
• KL UNIVERSITY M.Tech
  2013 - 2015

Projects & Funding

Projects & funding information is unavailable.

Publications (40)

• VLSI Implementation of a Low Power-Area-Delay Efficient Approximate Multiplier for 2D FIR Filter Architectures
  2026 DOI: 10.1007/978-3-032-00884-8_23
  +Save
• Haze Removal of Images by Dark Channel Prior Using Enhanced Transmission Map Refinement Techniques
  2026 DOI: 10.1007/978-3-032-00884-8_14
  +Save
• A novel and efficient image dehazing technique for Advanced Driver Assistance Systems
  Journal of Visual Communication and Image Representation 2025 DOI: 10.1016/j.jvcir.2025.104570
  +Save
• Hardware architecture of efficient image dehazing technique for advanced driving assistance system
  Computers and Electrical Engineering 2025 DOI: 10.1016/j.compeleceng.2025.110493
  +Save
• Implementation Architecture of Enhanced Haze Removal Method for Advanced Driving Assistance System
  2025 4th International Conference on Distributed Computing and Electrical Circuits and Electronics (ICDCECE) 2025 DOI: 10.1109/icdcece65353.2025.11035502
  +Save
• VLSI Design and Implementation of Canonical Signed Digit-based Optimized FIR Filter Architecture
  2025 4th International Conference on Distributed Computing and Electrical Circuits and Electronics (ICDCECE) 2025 DOI: 10.1109/icdcece65353.2025.11035962
  +Save
• Development of smart and secure home automation prototype with IoT
  Recent Trends in VLSI and Semiconductor Packaging 2025 DOI: 10.1201/9781003616399-47
  +Save
• Offset binary coding-based symmetrical 2D FIR FBs using FPGA and ASIC designs
  Recent Trends in VLSI and Semiconductor Packaging 2025 DOI: 10.1201/9781003616399-43
  +Save
• Comparative analysis of the DCNN and HFCNN Based Computerized detection of liver cancer
  BMC Medical Imaging 2025 DOI: 10.1186/s12880-025-01578-4
  +Save
• PAR2DF: Power and Area Efficient Retiming 2D FIR Filter Architecture Using Optimized Multipliers and Adders
  Circuits, Systems, and Signal Processing 2025 DOI: 10.1007/S00034-025-03263-X
  +Save