TI
TITU MARY IGNATIUS
Saraswati College of Engineering, Model Engineering College, IIT Guwahati, Wipro (India)
Employment
-
Saraswati College of Engineering Assistant Professor2017 - 2018
-
Model Engineering College Lecturer2010 - 2011
-
Wipro (India) Project Engineer (VLSI),2008 - 2010
Education
-
IIT Guwahati Phd2020 - 2025
Projects & Funding
Projects & funding information is unavailable.
Publications (15)
- Securing RISC-V SoC With Random Clock Self Complementary Countermeasure Save
- Low-Overhead Power Side-Channel Resistant AES Accelerator for RISC-V via Stall-Induced Trace Desynchronization and Activity Equalization Save
- Securing RISC-V with Randomized Clock Countermeasure against PAA Save
- RAESC: A Reconfigurable AES Countermeasure Architecture for RISC-V With Enhanced Power Side-Channel Resilience Save
- Boosting AES Intrinsic Resilience Using Split SubBytes Round Function Against Power Attacks Save
- Non-Linear Cyclic Variable Clock Feistel Bridge-Inspired Countermeasure for Securing RISC-V Crypto-Core Against Power Attacks Save
- Novel PRNG Design with Seed Updation Policy Using Fibonacci Sequence Generator Save
- Improvement in Resilience of AES Design With Reconfigured CFB Mode Against Power Attacks Save
- Impact of Pipelining on Low Power IoT applicable RISC-V ISA Core Micro-architectures Save
- Power Side-Channel Attacks on Crypto-Core Based on RISC-V ISA for High-Security Applications Save