TITU MARY IGNATIUS

Employment

• Sardar Vallabhbhai National Institute of Technology Surat Teaching Assistant
  2025 - 2026
• Indian Institute of Technology Guwahati Research scholar
  2020 - 2025
• Saraswati College of Engineering Assistant Professor
  2017 - 2018
• Model Engineering College Lecturer
  2010 - 2011
• Wipro (India) Project Engineer (VLSI),
  2008 - 2010
• Rajagiri School of Engineering & Technology Assistant Lecturer
  2008 - 2008

Education

• IIT Guwahati Phd
  2020 - 2025

Projects & Funding

Projects & funding information is unavailable.

Publications (15)

• Securing RISC-V SoC With Random Clock Self Complementary Countermeasure
  Titu Mary Ignatius, Roy P. Paily
  IEEE Embedded Systems Letters 2026 1 citation DOI: 10.1109/LES.2025.3567317
  +Save
• Low-Overhead Power Side-Channel Resistant AES Accelerator for RISC-V via Stall-Induced Trace Desynchronization and Activity Equalization
  Anupam Kumari, Titu Mary Ignatius, Thockchom Birjit Singha +1 more
  IEEE Transactions on Circuits and Systems II: Express Briefs 2026 0 citations DOI: 10.1109/TCSII.2026.3720299
  +Save
• Securing RISC-V with Randomized Clock Countermeasure against PAA
  Semiconductor Research Cooperation (SRC) TECHCON 2025, Austin, Texas,USA 2025
  +Save
• RAESC: A Reconfigurable AES Countermeasure Architecture for RISC-V With Enhanced Power Side-Channel Resilience
  Nayana Rajeev, Cathrene Biju, Titu Mary Ignatius +2 more
  IEEE Computer Architecture Letters 2025 2 citations DOI: 10.1109/LCA.2025.3595003
  +Save
• Boosting AES Intrinsic Resilience Using Split SubBytes Round Function Against Power Attacks
  Vishnu Padmakumar, Titu Mary Ignatius, Thockchom Birjit Singha +2 more
  IEEE Embedded Systems Letters 2025 4 citations DOI: 10.1109/LES.2024.3420226
  +Save
• Non-Linear Cyclic Variable Clock Feistel Bridge-Inspired Countermeasure for Securing RISC-V Crypto-Core Against Power Attacks
  Titu Mary Ignatius, Roy P. Paily
  IEEE Transactions on Circuits and Systems I: Regular Papers 2025 4 citations DOI: 10.1109/TCSI.2025.3536284
  +Save
• Novel PRNG Design with Seed Updation Policy Using Fibonacci Sequence Generator
  Lecture Notes in Electrical Engineering 2025 0 citations DOI: 10.1007/978-981-96-3758-4_28
  +Save
• Improvement in Resilience of AES Design With Reconfigured CFB Mode Against Power Attacks
  Thockchom Birjit Singha, Boddu Sanjana, Titu Mary Ignatius +2 more
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2024 2 citations DOI: 10.1109/TVLSI.2024.3422501
  +Save
• Impact of Pipelining on Low Power IoT applicable RISC-V ISA Core Micro-architectures
  2024 IEEE 17th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC) 2024 5 citations DOI: 10.1109/MCSoC64144.2024.00045
  +Save
• Power Side-Channel Attacks on Crypto-Core Based on RISC-V ISA for High-Security Applications
  Titu Mary Ignatius, Thockchom Birjit Singha, Roy P. Paily
  IEEE Access 2024 8 citations DOI: 10.1109/ACCESS.2024.3477961
  +Save
• UVM and Python verification environments for RISC-V core, SRC TECHCON, Austin, USA 2023
  SRC TECHCON, Austin, USA 2023
  +Save
• A High Speed 32-bit Approximate Adder with Improved Accuracy
  2023 IEEE Silchar Subsection Conference (SILCON) 2023 2 citations DOI: 10.1109/SILCON59133.2023.10404759
  +Save
• A Serial-Parallel-Based 4-Bit Novel Multiplier: Design, Implementation, and Performance Analysis
  2023 IEEE Silchar Subsection Conference (SILCON) 2023 6 citations DOI: 10.1109/SILCON59133.2023.10404909
  +Save
• Implementation of high performance dynamic flash ADC
  2014 Annual International Conference on Emerging Research Areas: Magnetics, Machines and Drives (AICERA/iCMMD) 2014 5 citations DOI: 10.1109/AICERA.2014.6908268
  +Save
• Study on the A-T and G-C concentration in the DNA Sequence of various Organisms
  Proc. International Conference on Recent Trends in Computational Science, ICRTCS’08 2008
  +Save