Saravana Manivannan

Employment

• Indian Institute of Technology Roorkee Assistant Professor
  2021 - Present
• Analog Devices India Pvt. Ltd.
  2011 - 2013

Education

• Indian Institute of Technology Madras Doctor of Philosophy
  2014 - Present
• Indian Institute of Technology Delhi Master of Technology
  2009 - 2011

Projects & Funding

Projects & funding information is unavailable.

Publications (8)

• Identifying Design Challenges in Analog Circuits Due to Device Nonidealities at Cryogenic Temperatures
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 2026 DOI: 10.1109/TCAD.2025.3585808
  +Save
• Analysis of SQNR Degradation in Noise-Shaped SAR Analog-to-Digital Converters at High Input Signal Amplitudes
  2025 DOI: 10.1007/978-981-97-5269-0_1
  +Save
• Analysis and Design of Wideband Filtering ADCs Using Continuous-Time Pipelining
  IEEE Journal of Solid-State Circuits 2024 DOI: 10.1109/JSSC.2023.3276633
  +Save
• Simplified Simulation and Measurement of the Signal Transfer Function of a Continuous-Time Pipelined Analog-to-Digital Converter
  IEEE Transactions on Circuits and Systems II: Express Briefs 2022 DOI: 10.1109/TCSII.2022.3179772
  +Save
• Improved Multistage Continuous-Time Pipelined Analog-to-Digital Converters and the Implicit Decimation Property
  IEEE Transactions on Circuits and Systems I: Regular Papers 2022 DOI: 10.1109/TCSI.2022.3173563
  +Save
• Analysis of RC Time-Constant Variations in Continuous-Time Pipelined ADCs
  IEEE Transactions on Circuits and Systems I: Regular Papers 2022 DOI: 10.1109/TCSI.2021.3121418
  +Save
• Improved Continuous-Time Delta-Sigma Modulators With Embedded Active Filtering
  IEEE Transactions on Circuits and Systems I: Regular Papers 2020 DOI: 10.1109/TCSI.2020.3013006
  +Save
• Degradation of Alias Rejection in Continuous-Time Delta–Sigma Modulators by Weak Loop-Filter Nonlinearities
  IEEE Transactions on Circuits and Systems I: Regular Papers 2018 DOI: 10.1109/TCSI.2018.2826443
  +Save