Nilesh Goel

Employment

• Birla Institute of Technology and Science, Pilani - Dubai Campus Associate Professor
  2017 - Present
• Shiv Nadar University Assistant Professor
  2016 - 2017
• SanDisk
  2015 - 2016
• Synopsys India Graduate Engineer Trainee
  2014 - 2015
• STMicroelectronics (India) Design Engineer
  2007 - 2010

Education

• Indian Institute of Technology Bombay PhD
  2010 - 2015
• Motilal Nehru National Institute of Technology B.Tech
  2003 - 2007

Projects & Funding

Projects & funding information is unavailable.

Publications (43)

• Reliability-aware design of Integrate-and-Fire silicon neurons
  Integration 2024 DOI: 10.1016/j.vlsi.2023.102101
  +Save
• Unconventional Breathing Currents Far beyond the Quantum Tunneling Distances in Large-Gapped Nanoplasmonic Systems
  Nano Letters 2024 DOI: 10.1021/acs.nanolett.3c05133
  +Save
• Device Reliability Affecting Coding Schemes in Neuromorphic Circuits
  2022 DOI: 10.1109/TENSYMP54529.2022.9864392
  +Save
• Impact of Reliability Issues and Process Variability in Neuromorphic Circuits
  2022 DOI: 10.1109/TENSYMP54529.2022.9864348
  +Save
• Reliability‐aware design of temporal neuromorphic encoder for image recognition
  International Journal of Circuit Theory and Applications 2022 DOI: 10.1002/cta.3209
  +Save
• Enabling efficient rate and temporal coding using reliability‐aware design of a neuromorphic circuit
  International Journal of Circuit Theory and Applications 2022 DOI: 10.1002/cta.3395
  +Save
• Reliability-Aware Design of Spike-Event Neuromorphic Circuits
  2021 DOI: 10.36227/techrxiv.15141537
  +Save
• Reliability-Aware Design of Spike-Event Neuromorphic Circuits
  2021 DOI: 10.36227/techrxiv.15141537.v1
  +Save
• Integral Impact of PVT variation with NBTI degradation on dynamic and static SRAM performance metrics
  International Journal of Electronics 2021 DOI: 10.1080/00207217.2021.1908628
  +Save
• An Efficient Design of Multi-logic Gates Using Quantum Cellular Automata Architecture
  2020 DOI: 10.1007/978-981-15-4775-1_67
  +Save