D
Devenderpal Singh
Malaviya National Institute of Technology Jaipur, Thapar University
Employment
-
Malaviya National Institute of Technology Jaipur Research Scholar2021 - Present
Education
-
Thapar University M.Tech
Projects & Funding
Projects & funding information is unavailable.
Publications (7)
- Performance investigation of 1T1R memory cell using GAA MBC-FET technology Save
- Performance investigation of stacked-channel junctionless Tri-Gate FinFET 8T-SRAM cell Save
- Performance investigation of different low power SRAM cell topologies using stacked-channel tri-gate junctionless FinFET Save
- Impact of interface trap charges on analog/RF and linearity performances of PGP negative capacitance FET Save
- Exploration of temperature stability of linearity and RF performance metrics for PGP negative capacitance FET Save
- Proposal and performance evaluation of delta doped negative capacitance tunneling field transistor: A simulation study Save
- Performance Analysis of Junctionless and Inversion Mode Trigate SOI FinFET at 20nm Gate Length Save