SOURABH KUNDU

About

I am a passionate ‘Power Electronics Hardware Engineer’ with Ph.D. in Power Electronics with 8+ years of relevant working experience in power electronics circuit (Converter & Inverter) design, calculation, simulation, testing, validation, debugging, benchmarking, and documentation preparation.

Presently, I am working as ‘Technical Manager’ at ‘Axiscades Technologies Limited’ in Bangalore (Client is Bosch, where I am supporting in different automotive projects).
I have completed my Ph.D. degree with the Department of Electrical Engineering from National Institute of Technology Durgapur, India in the year of 2022, and where I also completed my M. Tech in Power Electronics and Machine Drives specialization in the year of 2016. I have received my B. Tech degree in Electrical Engineering from West Bengal University of Technology (WBUT), India in the year of 2013.

His research interests include multilevel inverters and different modulation techniques, modeling & control of switch-mode converters etc. He has published 23 research papers in International journals and conferences.

I have received the Gold Medal in M.Tech degree from the National Institute of Technology Durgapur in 2016, the Best and Outstanding Paper Awards from West Bengal State Science & Technology Congress.
I am an Associate Member of Institute of Engineers (India) and student member IEEE (USA) and also acting as a reviewer in different IEEE, IET, and IETE journals.

I want to explore my professional career through hard work, theoretical & technical skills upgradation, and perseverance. My goal is to serve my organization with the best of my abilities.

Seeking an opportunity to learn new skills by working in a challenging environment. Enthusiastic, always eager to contribute to team success through hard work, attention to detail and excellent organizational skills. Passionate about developing my skills in areas like embedded system and automation. Motivated to learn, grow, excel in electronics engineering field with innovative and efficient approach for the solution of technical problems with my technical knowledge acquired through my education along with my commitment towards my work.

Employment

• Capgemini Consultant
  2025 - Present
• Axiscades technologies Ltd Assignment technical manager
  2022 - 2025
• Scientific Mes Technik Private Limited Research and development engineer
  2022 - 2022

Education

• National Institute of Technology Durgapur Ph.D
  2016 - 2025
• National Institute of Technology Durgapur M. Tech
  2014 - 2016
• Haldia Institute of Technology B. Tech
  2009 - 2013

Projects & Funding

Projects & funding information is unavailable.

Publications (26)

• A Quarter Wave Symmetry Based Modified Harmonic Minimization Scheme for 3-Phase 7Level Cascaded H-Bridge Multilevel Inverter
  2025 IEEE North-East India International Energy Conversion Conference and Exhibition (NE-IECCE) 2025 DOI: 10.1109/ne-iecce64154.2025.11183021
  +Save
• Application of Optimization Methods to obtain Switching Angles for Selective Harmonic Minimization Pulse Amplitude Modulation (SHMPAM) Technique for 3-Phase Seven Level CHB Multilevel Inverter
  2025 IEEE Energy Conversion Congress & Exposition Asia (ECCE-Asia) 2025 DOI: 10.1109/ecce-asia63110.2025.11112228
  +Save
• A modified harmonic minimization scheme for seven-level CHB multilevel inverter with improved voltage harmonic profile and grid code satisfaction
  AEU - International Journal of Electronics and Communications 2025 DOI: 10.1016/j.aeue.2025.156024
  +Save
• Fulfillment of Some Important Voltage Harmonic Standards in a FPGA Controlled CHB Multilevel Inverter Utilizing Improved SHM-PAM Technique
  IEEE Transactions on Industry Applications 2023 DOI: 10.1109/tia.2023.3276354
  +Save
• Seven Level CHB Multilevel Inverter based STATCOM using Decoupled Control & DC Voltage Balancing
  2023 International Conference on Computer, Electrical & Communication Engineering (ICCECE) 2023 DOI: 10.1109/iccece51049.2023.10085627
  +Save
• An improved SHM-PAM method to meet EN 50160 and CIGRE WG 36-05 voltage harmonic standards using asymmetrical cascaded H-bridge natural sequence multi-level inverter structure
  International Journal of Power Electronics 2023 DOI: 10.1504/ijpelec.2023.133065
  +Save
• Fulfillment of CIGRE WG 36-05, EN 50160 by Applying SHM-PAM Scheme Using 7-level CHB Multilevel Inverter
  2021 IEEE 2nd International Conference on Smart Technologies for Power, Energy and Control (STPEC) 2021 DOI: 10.1109/stpec52385.2021.9718745
  +Save
• An Improved SHM-PAM Technique for Three-Phase Five-Level CHB Inverter Utilizing Both Quarter-Wave and Half-Wave Symmetry Waveforms to Fulfill Some Important Voltage Harmonic Standards
  IEEE Transactions on Industry Applications 2021 DOI: 10.1109/tia.2021.3116217
  +Save
• Power Quality Improvement Meeting Important Grid Codes Using Three-phase Five-level CHB Inverter with Improved Quarter and Half-Wave Symmetry Based Optimized SHM-PAM
  IEEE Journal of Emerging and Selected Topics in Industrial Electronics 2021 DOI: 10.1109/jestie.2021.3087967
  +Save
• Meeting IEC and ER G4/5 harmonic standards in nine‐level cascaded H‐bridge inverters using an improved SHM‐PAM scheme
  IET Power Electronics 2020 DOI: 10.1049/iet-pel.2020.0884
  +Save