0000-0001-9688-8777 Employment
Employment history is unavailable.
Education
Education history is unavailable.
Projects & Funding
Projects & funding information is unavailable.
Publications (18)
- Quadruple Metal Gate Work Function Engineering to Enhance Sensitivity of Junctionless Cylindrical Gate All Around In0.53Ga0.47As Nanowire MOSFET Based Biosensor for Neutral Biomolecule Species Detection for the Upcoming Sub 14 nm Technology Node Save
- Triple Metal Gate Work Function Engineering to Enhance DC and Analog/RF Parameters of Junctionless Double Surrounding Gate Ge Nanotube MOSFET with High-κ Dielectric for the Upcoming Sub 3 nm Technology Node Save
- Triple Metal Gate Work Function Engineering to Enhance the Performance of Junctionless Cylindrical GAA Ge Nanowire MOSFET with High-κ Dielectric for the Upcoming Sub 3 nm Technology Node Save
- Correction to: Triple Metal Gate Work Function Engineering to Enhance the Performance of Junctionless Cylindrical GAA Ge Nanowire MOSFET with High-κ Dielectric for the Upcoming Sub 3 nm Technology Node Save
- Quadruple Metal Gate Work Function Engineering to Enhance DC and Analog/RF Performance in Junctionless Cylindrical GAA Si Nanowire MOSFET at Sub 3 nm Technology Node Save
- Performance Evaluation of Junctionless Double Surrounding Gate Si Nanotube MOSFET Using Triple and Quadruple Metal Gate Work Function Engineering for the Upcoming Sub 2 nm Technology Node Save
- Triple-metal gate work function engineering to improve the performance of junctionless cylindrical gate-all-around Si nanowire MOSFETs for the upcoming sub-3-nm technology node Save
- Performance Comparison Between Inversion Mode and Junctionless Cylindrical Gate All Around Si Nanowire MOSFET Using Dual Metal Gate Work Function Engineering for Upcoming Sub 5 nm Technology Node Save
- Quantization Effect in N-Channel Inversion Mode Si, In0.53Ga0.47As and Ge Based Double Gate MOSFET Using Quasi-Static Capacitance–Voltage Characteristics for Upcoming Sub 10 nm Technology Node Save
- DC and Analog/RF Performance Evaluation Using Dual Metal Gate Work Function Engineering of Junctionless Cylindrical Gate All Around Si Nanowire MOSFET Using NEGF Approach for Upcoming Sub 5 nm Technology Node Save