Employment
Employment history is unavailable.
Education
Education history is unavailable.
Projects & Funding
Projects & funding information is unavailable.
Publications (7)
- Interface Segmentation Approach (InSeAp) on TCAD for Statistical Analysis of Interface Trap Spatial Variations in TFETs Save
- Scaling-induced noise behavior in n-p-n SOI double-gate tunnel FETs in presence of interface traps Save
- Random Telegraph Noise Due to Dielectric-Semiconductor Interface Traps in MOS Transistors Save
- Parametric investigation and trap sensitivity of n-p-n double gate TFETs Save
- Role of gate electrode in influencing interface trap sensitivity in SOI tunnel FETs Save
- Model for Predicting the Threshold Voltage of Tunnel Field-Effect Transistors Using Linear Regression Save
- An SOI n-p-n Double Gate TFET for Low Power Applications Save