Mohammed Aneesh

Employment

Employment history is unavailable.

Education

• Vellore Institute of Technology University Ph.D.
  2017 - 2024

Projects & Funding

Projects & funding information is unavailable.

Publications (10)

• Single event effects in stacked complementary multi-gate FET logic inverters
  Physica Scripta 2025 DOI: 10.1088/1402-4896/adc6cf
  +Save
• Comparative Analysis of Single Event Transients in InGaAs-OI/Bulk/BOI FinFETs for SET-Tolerant InGaAs/Ge-OI Complementary FinFET Circuits
  IETE Journal of Research 2024 DOI: 10.1080/03772063.2023.2204836
  +Save
• Single Event Transient Effects in Raised Source/Drain Double-Gate 1-T DRAM
  IEEE Electron Devices Technology and Manufacturing Conference: Strengthening the Globalization in Semiconductors, EDTM 2024 2024 DOI: 10.1109/EDTM58488.2024.10512048
  +Save
• A physics-based analytical model for single-event transients in an InGaAs n-channel FinFET suitable for circuit simulations
  Journal of Computational Electronics 2022 DOI: 10.1007/s10825-022-01954-1
  +Save
• A Physics-Based Single Event Transient Pulse Width Model for CMOS VLSI Circuits
  IEEE Transactions on Device and Materials Reliability 2020 DOI: 10.1109/TDMR.2020.3023285
  +Save
• An Analytical Model of Single-Event Transients in Double-Gate MOSFET for Circuit Simulation
  IEEE Transactions on Electron Devices 2019 DOI: 10.1109/ted.2019.2926883
  +Save
• Design and Optimization of Double-Gate MOSFET to Reduce the Effects of Single Event Transients
  Springer Proceedings in Physics 2019 DOI: 10.1007/978-3-319-97604-4_91
  +Save
• A simple statically reconfigurable processor architecture
  Proceedings of 2015 IEEE International Conference on Electrical, Computer and Communication Technologies, ICECCT 2015 2015 DOI: 10.1109/ICECCT.2015.7226112
  +Save
• Design of carry select adder for low-power and high speed VLSI applications
  Proceedings of 2015 IEEE International Conference on Electrical, Computer and Communication Technologies, ICECCT 2015 2015 DOI: 10.1109/ICECCT.2015.7226145
  +Save
• Low power and high speed row and column bypass multiplier
  2014 IEEE International Conference on Computational Intelligence and Computing Research, IEEE ICCIC 2014 2014 DOI: 10.1109/ICCIC.2014.7238492
  +Save