Swarnil Roy

Employment

• Meghnad Saha Institute of Technology Assistant Professor
  2013 - Present

Education

Education history is unavailable.

Projects & Funding

Projects & funding information is unavailable.

Publications (11)

• Analysis of Sub-Threshold Adiabatic Logic Model Using Junctionless MOSFET for Low Power Application
  Silicon 2022 DOI: 10.1007/s12633-020-00870-y
  +Save
• Analysis of D.C Parameters of Short-Channel Heterostructure Double Gate Junction-Less MOSFET Circuits Considering Quantum Mechanical Effects
  Silicon 2021 DOI: 10.1007/s12633-020-00507-0
  +Save
• Analytical modeling of d.C. parameters of double gate junctionless mosfet in near and subthreshold regime for rf circuit application
  Nanoscience and Nanotechnology - Asia 2020 DOI: 10.2174/2210681209666190730170031
  +Save
• Circuit performance analysis of graded doping of channel of DGMOS with high-k gate stack for analogue and digital application
  IET Circuits, Devices and Systems 2019 DOI: 10.1049/iet-cds.2018.5199
  +Save
• Implementation of Low Power Programmable Flash ADC Using IDUDGMOSFET
  IEEE Transactions on Circuits and Systems II: Express Briefs 2018 DOI: 10.1109/TCSII.2017.2728619
  +Save
• Design and study of programmable ring oscillator using IDUDGMOSFET
  Solid-State Electronics 2016 DOI: 10.1016/j.sse.2015.11.009
  +Save
• Effect of back oxide thickness of FDSOI on SRAM performance
  Superlattices and Microstructures 2016 DOI: 10.1016/j.spmi.2016.08.027
  +Save
• Study on effect of back oxide thickness variation in FDSOI MOSFET on analogue circuit performance
  IET Circuits, Devices and Systems 2016 DOI: 10.1049/iet-cds.2016.0234
  +Save
• Highly efficient PWM synchronous buck converter with optimized LDMOS
  Superlattices and Microstructures 2015 DOI: 10.1016/j.spmi.2015.04.010
  +Save
• A 30 W 800 MHz complimentary LDMOS power amplifier for wireless application
  Superlattices and Microstructures 2014 DOI: 10.1016/j.spmi.2014.05.001
  +Save