Ritu Daryani

Employment

• Netaji Subhas University of Technology Research Scholar

Education

Education history is unavailable.

Projects & Funding

Projects & funding information is unavailable.

Publications (10)

• A Scalable Fault-Tolerant and Congestion-Aware Q-Learning Routing Framework for Network-on-Chip Systems
  IEEE Access 2026 DOI: 10.1109/ACCESS.2026.3675015
  +Save
• CCCII and DOCCCII-based electronically-tunable positive and negative fractional-order inductors
  SADHANA-ACADEMY PROCEEDINGS IN ENGINEERING SCIENCES 2026 DOI: 10.1007/S12046-026-03082-Z
  +Save
• Designing of CCII-Based Fractional Order Inverse Chebyshev Filters Using Gray Wolf Optimization Approach
  IETE Journal of Research 2024 DOI: 10.1080/03772063.2024.2352153
  +Save
• Fractional Order Flux Controlled Meminductive System for Chaos Generation
  Iranian Journal of Science and Technology, Transactions of Electrical Engineering 2024 DOI: 10.1007/s40998-024-00739-5
  +Save
• Nature inspired algorithm based design of near ideal fractional order low pass Chebyshev filters and their realization using OTAs and CCII
  INTEGRATION-THE VLSI JOURNAL 2024 DOI: 10.1016/J.VLSI.2024.102185
  +Save
• Design of Fractional-Order Chebyshev Low-Pass Filter for Optimized Magnitude Response Using Metaheuristic Evolutionary Algorithms
  CIRCUITS SYSTEMS AND SIGNAL PROCESSING 2023 DOI: 10.1007/S00034-022-02227-9
  +Save
• Designing of Fractional Order Inverse Chebyshev Low Pass Filter Using Particle Swarm Optimization
  Advances in Transdisciplinary Engineering 2022 DOI: 10.3233/ATDE220748
  +Save
• Designing of a Tunable Fractional Order Chebyshev High Pass Filter Using Particle Swarm Optimization
  Advances in Transdisciplinary Engineering 2022 DOI: 10.3233/ATDE220730
  +Save
• A New Technique of Designing Low Power, Low Voltage MOS CML Circuits by using Modifications in the PDN
  2019 4th IEEE International Conference on Recent Trends on Electronics, Information, Communication and Technology, RTEICT 2019 - Proceedings 2019 DOI: 10.1109/RTEICT46194.2019.9016959
  +Save
• A New Technique of Designing Low Power, Low Voltage MOS CML Circuits by using Modifications in the PDN
  2019 4TH INTERNATIONAL CONFERENCE ON RECENT TRENDS ON ELECTRONICS, INFORMATION, COMMUNICATION & TECHNOLOGY, RTEICT 2019 2019
  +Save