Sujit Kumar Sahoo

About

Sujit Kumar Sahoo received the B.Tech. (Hons) degree in electrical engineering in 2006 from the National Institute of Technology, Rourkela, India, and Ph.D. in electrical and electronic engineering in 2014 from the Nanyang Technological University, Singapore. From October 2006 to December 2007, he was a Software Engineer at Sasken Communication Technologies Ltd., Bangalore, India. From January 2012 to May 2016, he was a Researcher at Nanyang Technological University, Singapore. From June 2016 to March 2018, he was a research fellow at the National University of Singapore. Since July 2018, he has been a Faculty member in the School of Electrical Sciences at the Indian Institute of Technology Goa, India. His research interests include sparse representation, signal transforms, inverse problems, machine learning, approximate computing, signal/image/video processing, and compression. He is a reviewer of several journals, including the IEEE Transactions on Signal Processing.

Employment

• Indian Institute of Technology Goa Associate Professor
  2023 - Present
• Indian Institute of Technology Goa Assistant Professor
  2018 - 2023
• Nanyang Technological University Research Fellow
  2018 - 2018
• National University of Singapore Research Fellow
  2016 - 2018
• Nanyang Technological University Research Fellow
  2014 - 2016
• Nanyang Technological University Project Officer
  2012 - 2014
• Agency for Science Technology and Research Postgraduate Research Attachment
  2011 - 2011
• Sasken Communications Technologies Ltd Engineer Software
  2006 - 2007

Education

• Nanyang Technological University Ph.D.
  2008 - 2014
• National Institute of Technology Rourkela B.Tech. (Hons)
  2002 - 2006

Projects & Funding

Projects & funding information is unavailable.

Publications (114)

• HEAFS: Hardware-efficient approximate FP16 floating-point square-root architecture for fast and energy-aware edge applications
  Integration 2026 DOI: 10.1016/j.vlsi.2026.102853
  +Save
• A tunable hardware-optimized unsigned hybrid square rooter for error-tolerant computing system applications
  Integration 2026 DOI: 10.1016/j.vlsi.2026.102761
  +Save
• Ptychography‐Inspired Diffuse Optical Imaging
  Laser & Photonics Reviews 2026 DOI: 10.1002/lpor.202503252
  +Save
• EOHEAA: Error-Optimized Hardware-Efficient Approximate Adder for energy-aware error-resilient applications
  Integration 2026 DOI: 10.1016/j.vlsi.2026.102660
  +Save
• Hardware-Efficient Taylor Series-Based Optimal Unsigned Square Rooter for Fast and Low Power Computation
  IEEE Transactions on Computers 2026 DOI: 10.1109/TC.2026.3655313
  +Save
• Anatomy of RHN DM relic in the vanilla scotogenic neutrino mass model
  ArXiv 2026
  +Save
• ECHE-MAC: An Error-Controlled Hardware-Efficient Approximate Multiply–Accumulate Architecture for Error-Tolerant Embedded Computing Applications
  2026 DOI: 10.2139/ssrn.7290002
  +Save
• Erratum: Anatomy of singlet-doublet dark matter relic: annihilation, co-annihilation, co-scattering, and freeze-in
  Journal of Cosmology and Astroparticle Physics 2026 DOI: 10.1088/1475-7516/2026/01/E02
  +Save
• Hybrid Rate-Splitting and Sparse Code Multiple Access (RS-SCMA): Design and Performance
  IEEE Transactions on Communications 2026 DOI: 10.1109/TCOMM.2026.3686697
  +Save
• Hybrid Rate-Splitting and Sparse Code Multiple Access (RS-SCMA): Design and Performance
  ArXiv 2026
  +Save