sreenivasulu polineni

Employment

• National Institute of Technology Karnataka RESEARCH SCHOLAR
  2015 - Present

Education

• National Institute of Technology Karnataka Ph.D.
  2015 - Present
• National Institute of Technology Kurukshetra M.Tech
  2013 - 2015
• Jawaharlal Nehru Technological University - ANANTAPUR B.Tech
  2009 - 2013

Projects & Funding

Projects & funding information is unavailable.

Publications (10)

• A fully differential switched‐capacitor integrator based programmable resolution hybrid ADC architecture for biomedical applications
  IET Circuits, Devices & Systems 2021 DOI: 10.1049/cds2.12014
  +Save
• A 0.3‐V, 2.4‐nW, and 100‐Hz fourth‐order LPF for ECG signal processing
  International Journal of Circuit Theory and Applications 2020 DOI: 10.1002/cta.2839
  +Save
• A Switched Capacitor-Based SAR ADC Employing a Passive Reference Charge Sharing and Charge Accumulation Technique
  Circuits, Systems, and Signal Processing 2020 DOI: 10.1007/s00034-020-01437-3
  +Save
• Ultra Low-Voltage, Low-Power Fourth-Order Butterworth LPF for ECG Signal Processing
  2020 IEEE VLSI DEVICE CIRCUIT AND SYSTEM (VLSI DCS) 2020 DOI: 10.1109/vlsidcs47293.2020.9179863
  +Save
• A 0.3 V, 56 dB DR, 100 Hz fourth order low-pass filter for ECG acquisition system
  Microelectronics Journal 2019 DOI: 10.1016/j.mejo.2019.104652
  +Save
• Design of High Resolution Delta Sigma Modulator in 180 nm CMOS technology
  2019 9th International Symposium on Embedded Computing and System Design (ISED) 2019 DOI: 10.1109/ised48680.2019.9096220
  +Save
• A 10-Bit Differential Ultra-Low-Power SAR ADC with an Enhanced MSB Capacitor-Split Switching Technique
  Sreenivasulu Polineni, M. Shankaranarayana Bhat, Arulalan Rajan
  Arabian Journal for Science and Engineering 2019 DOI: 10.1007/s13369-018-3478-6
  +Save
• 91dB Dynamic Range 9.5nW Low Pass Filter for Bio-Medical Applications
  2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2018 DOI: 10.1109/ISVLSI.2018.00088
  +Save
• A Three-Stage Operational Transconductance Amplifier for Delta Sigma Modulator
  T Aparna, Sreenivasulu Polineni, M. Shankaranarayana Bhat
  2018 IEEE Distributed Computing, VLSI, Electrical Circuits and Robotics (DISCOVER) 2018 DOI: 10.1109/DISCOVER.2018.8674124
  +Save
• 8-bit Nano watt level crossing ADC for bio-medical application
  Sreenivasulu Polineni, Anil Kumar Gupta
  IEEE International Conference on Computer Communication and Control, IC4 2015 2016 DOI: 10.1109/IC4.2015.7375567
  +Save