Dharani Buddha

About

Research scholar at VIT-AP university. The domain is Mixed signal vlsi design and the Topic is Charge pump- Phase locked loop.

Employment

Employment history is unavailable.

Education

• Gayatri Vidya Parishad College of Engineering MTech
  2018 - 2020
• Dr Lankapalli Bullayya College BTech
  2014 - 2018

Projects & Funding

Projects & funding information is unavailable.

Publications (5)

• Consumer Segmentation and Pricing Strategy for Indian Low-Voltage Distribution Networks Using Machine Learning
  IEEE Access 2026 DOI: 10.1109/ACCESS.2026.3701268
  +Save
• Self-cascode and self-biased Dickson charge pump for fast locking wide lock range PLL with reduced phase noise
  Engineering Research Express 2024 DOI: 10.1088/2631-8695/ad3f74
  +Save
• Dead Zone Minimization Using Variable-Delay Element in CP-PLL for 5G Applications
  Micromachines 2022 DOI: 10.3390/mi14010081
  +Save
• Performance analysis of CSVCO using CMOS and Beyond CMOS Technologies - A Review
  2022 IEEE International Conference of Electron Devices Society Kolkata Chapter (EDKCON) 2022 DOI: 10.1109/edkcon56221.2022.10032927
  +Save
• Impact of Sleepy Stack MOSFETs in CS-VCO on Phase Noise and Lock Performance of PLL
  Silicon 2022 DOI: 10.1007/s12633-021-01446-0
  +Save