MOHAMED ASAN BASIRI M

Employment

• Indian Institute of Information Technology Design and Manufacturing Kurnool
  2019 - Present
• Indian Institute of Technology Kanpur Post Doctoral Fellow
  2015 - 2019

Education

• Indian Institute of Information Technology Design and Manufacturing Kancheepuram Ph.D.
  2012 - 2015

Projects & Funding

Projects & funding information is unavailable.

Publications (27)

• Efficient hardware implementations of Lopez-Dahab projective co-ordinate based scalar multiplication of ECC
  Analog Integrated Circuits and Signal Processing 2023 DOI: 10.1007/S10470-023-02179-3
  +Save
• Efficient FPGA Implementations of Lifting based DWT using Partial Reconfiguration
  Proceedings of the IEEE International Conference on VLSI Design 2023 DOI: 10.1109/VLSID57277.2023.00071
  +Save
• Efficient VLSI architecture of 3D discrete transformation
  Integration, the VLSI Journal 2022 DOI: 10.1016/J.VLSI.2021.10.001
  +Save
• Versatile Architectures of Artificial Neural Network with Variable Capacity
  Circuits, Systems, and Signal Processing 2022 DOI: 10.1007/S00034-022-02087-3
  +Save
• Hardware based Entropy Calculation in Crypto Applications
  IEEE International Symposium on Smart Electronic Systems (iSES) 2021 DOI: 10.1109/ISES52644.2021.00017
  +Save
• Hardware based Order Book Design in High Frequency Algo Trading
  IEEE International Symposium on Smart Electronic Systems (iSES) 2021 DOI: 10.1109/ISES52644.2021.00073
  +Save
• Efficient VLSI architectures of lifting based 3D discrete wavelet transform
  IET Computers and Digital Techniques 2020 DOI: 10.1049/IET-CDT.2020.0038
  +Save
• Reconfigurable Hardware Design for Polynomial Galois Field Arithmetic Operations
  20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT) 2020 DOI: 10.1109/VDAT50263.2020.9190485
  +Save
• Discrete Orthogonal Multi-transform on Chip (DOMoC)
  Journal of Signal Processing Systems 2019 DOI: 10.1007/S11265-017-1322-Y
  +Save
• Formal Hardware Verification of InfoSec Primitives
  IEEE Computer Society Annual Symposium on VLSI 2019 DOI: 10.1109/ISVLSI.2019.00034
  +Save