Sandeep Kumar

Employment

• Chitkara University Assistant Professor

Education

Education history is unavailable.

Projects & Funding

Projects & funding information is unavailable.

Publications (12)

• Investigation of Temperature Associated Performance Variations in Nanoscale Recessed Channel Double Gate Junctionless Transistor
  Communications in Computer and Information Science 2026 DOI: 10.1007/978-3-032-11488-4_21
  +Save
• Simulation and Analytical Model of Gate Stack Gate All Around MOSFET as Gas Sensor
  Communications in Computer and Information Science 2026 DOI: 10.1007/978-3-032-11488-4_5
  +Save
• The Junctionless Device
  Nanoelectronics 2025 DOI: 10.1002/9781394275199.ch12
  +Save
• Machine Learning Assisted Sensitivity of Triple-Material Gate -Stack Gate-All-Around (TM-GS-GAA) MOSFET based Biosensor
  Proceedings of 6th International Conference on 2025 Devices for Integrated Circuit Devic 2025 2025 DOI: 10.1109/DevIC63749.2025.11012586
  +Save
• Analytical modeling of recessed double gate junctionless field-effect-transistor in subthreshold region
  International Journal of Numerical Modelling: Electronic Networks, Devices and Fields 2024 DOI: 10.1002/jnm.3209
  +Save
• Investigating the Device and Circuit Level Performance of Nanoscale Double Gate Junctionless Transistors
  Proceedings of 2024 IEEE International Conference of Electron Devices Society Kolkata Chapter, EDKCON 2024 2024 DOI: 10.1109/EDKCON62339.2024.10870637
  +Save
• Performance Analysis of Gate Engineered Recessed Double Gate Junctionless Field-Effect-Transistor for Biosensing Application
  Sensing and Imaging 2024 DOI: 10.1007/s11220-024-00507-z
  +Save
• TCAD investigation of 2-input XOR logic gate based on double gate junctionless field-effect-transistor with recessed silicon layer
  AIP Conference Proceedings 2024 DOI: 10.1063/5.0228057
  +Save
• Design and Analysis of Recessed Double Gate Junctionless Field-Effect-Transistor Based Digital Standard Cells
  Silicon 2022 DOI: 10.1007/s12633-022-01874-6
  +Save
• Study of digital/analog performance parameters of misaligned gate recessed double gate junctionless field-effect-transistor for circuit level application
  Semiconductor Science and Technology 2022 DOI: 10.1088/1361-6641/ac579d
  +Save