V S Kanchana Bhaaskaran

Employment

• Vellore Institute of Technology Chennai Pro Vice Chancellor
  2011 - Present
• SSN Group of Educational Institutions Professor
  2000 - 2011
• SRM University Assitant Professor
  2000 - 2000
• Salem Cooperative Sugar Mills' Polytechnic College Head of the Department
  1986 - 2000
• Indian Institute of Technology Madras Project Staff
  1982 - 1986
• Department of Employment and Training Junior Training Officer
  1979 - 1982

Education

• Vellore Institute of Technology PhD
  2003 - 2008

Projects & Funding

Projects & funding information is unavailable.

Publications (110)

• Power Attack Vulnerability Assessment of Circuit-Level PRESENT Encryption IP Using Artificial Intelligence Mechanisms
  Journal of Circuits, Systems and Computers 2024 DOI: 10.1142/S0218126624502451
  +Save
• Arbiter PUF—A Review of Design, Composition, and Security Aspects
  IEEE Access 2023 DOI: 10.1109/ACCESS.2023.3264016
  +Save
• Design and Analysis of Secure Quasi-Adiabatic Tristate Physical Unclonable Function
  IEEE Consumer Electronics Magazine 2022 DOI: 10.1109/MCE.2021.3117541
  +Save
• Secret Key Generation: Single Edge-Triggered Flip-Flop PUF for IoT Environment
  Lecture Notes in Electrical Engineering 2022 DOI: 10.1007/978-981-19-1111-8_17
  +Save
• Schmitt Trigger Designs Using Domino Logic Style
  ECS Transactions 2022 DOI: 10.1149/10701.8885ecst
  +Save
• TEL Based Pre-Scaler Design
  2022 IEEE Delhi Section Conference (DELCON) 2022 DOI: 10.1109/delcon54057.2022.9752955
  +Save
• Lightweight VLSI Architectures for Image Encryption Applications
  International Journal of Information Security and Privacy 2022 DOI: 10.4018/ijisp.291700
  +Save
• Domino Logic Keeper Circuit Design Techniques: A Review
  Journal of The Institution of Engineers (India): Series B 2022 DOI: 10.1007/s40031-021-00668-5
  +Save
• Design and Evaluation of Clocked Differential Adiabatic Logic Families for Low Power Applications
  International Journal of Electronics 2021 DOI: 10.1080/00207217.2021.1972474
  +Save
• High Performance Wallace Tree Multiplier Using Majority Gate Based Adders
  IOP Conference Series: Materials Science and Engineering 2021 DOI: 10.1088/1757-899x/1187/1/012003
  +Save