Anil Kumar Rajput

About

I am currently working toward my Ph.D. degree at the ABV-Indian Institute of Information Technology and Management Gwalior. My research interest in energy efficient VLSI architecture, reliable design, and In-Memory computing system

Employment

• ABV-IIITM Lab engineer
  2016 - 2017

Education

• ABV-IIITM Ph.D.
  2017 - Present
• National Institute of Technology Rourkela M.Tech
  2013 - 2015

Projects & Funding

Projects & funding information is unavailable.

Publications (27)

• EASM: An efficient AttnSleep model for sleep Apnea detection from EEG signals
  Multimedia Tools and Applications 2025 DOI: 10.1007/s11042-024-19118-7
  +Save
• BP-IMCA: An Energy-Efficient 8T SRAM-Based Bit-Parallel In-Memory Computing Architecture
  Journal of Circuits, Systems and Computers 2025 DOI: 10.1142/S0218126625501245
  +Save
• Energy and Area Efficient 16-Bit Approximate Multiply-Accumulate (EAMAC) Architecture for Error Tolerant Applications
  2024 IEEE International Conference on Intelligent Signal Processing and Effective Communication Technologies (INSPECT) 2024
  +Save
• Energy and Area Efficient 16-Bit Approximate Multiply-Accumulate (EAMAC) Architecture for Error Tolerant Applications
  2024 IEEE International Conference on Intelligent Signal Processing and Effective Communication Technologies Inspect 2024 2024 DOI: 10.1109/INSPECT63485.2024.10896074
  +Save
• A 0
  2023 DOI: 10.36227/techrxiv.22739633.v1
  +Save
• An energy-efficient and robust 10T SRAM based in-memory computing architecture
  2023 36th International Conference on VLSI Design and 2023 22nd International Conference on Embedded Systems (VLSID) 2023
  +Save
• A 0.32V Bit-Interleave 8T SRAM based In-Memory Computing Macro for AI Edge Devices
  Techrxiv 2023 DOI: 10.36227/techrxiv.22739633
  +Save
• An Energy-Efficient Hybrid SRAM-Based In-Memory Computing Macro for Artificial Intelligence Edge Devices
  Circuits Systems and Signal Processing 2023 DOI: 10.1007/s00034-022-02284-0
  +Save
• An Energy-Efficient and Robust 10T SRAM Based in-Memory Computing Architecture
  Proceedings of the IEEE International Conference on VLSI Design 2023 DOI: 10.1109/VLSID57277.2023.00039
  +Save
• An energy-efficient 10T SRAM in-memory computing macro for artificial intelligence edge processor
  Memories Materials Devices Circuits and Systems 2023 DOI: 10.1016/j.memori.2023.100076
  +Save