NR
Nivedita Rai (Nivedita Jaiswal)
Also known as: Nivedita Jaiswal
Indian Institute of Technology Indore, Shri Govindram Seksaria Institute of Technology and Science, Lakshmi Narain College of Technology
About
My current research area includes modeling and simulation of nanoscale transistors.
Employment
-
Indian Institute of Technology Indore Research Associate2021 - 2023
Education
-
Shri Govindram Seksaria Institute of Technology and Science M.Tech.2013 - 2015
-
Lakshmi Narain College of Technology B.E.2008 - 2012
Projects & Funding
Projects & funding information is unavailable.
Publications (12)
- Pragmatic Evaluation of Process Corners in ULP Subthreshold Circuits With Quantum Confinement Effects in Junctionless Nanowire Transistor Save
- Architectural evaluation of programmable transistor-based capacitorless DRAM for high-speed system-on-chip applications Save
- Sensitivity implications for programmable transistor based 1T-DRAM Save
- Incorporating Quantum Effects in Ultralow Power (ULP) Subthreshold Logic Design With Junctionless Nanowire Transistor Save
- Ultra-low-power subthreshold logic with germanium junctionless transistors Save
- Limits on Hysteresis-Free Sub-60 mV/Decade Operation of MFIS Nanowire Transistor Save
- Gate-All-Around Nanowire Junctionless Transistor-Based Hydrogen Gas Sensor Save
- Modeling Short-Channel Effects in Core–Shell Junctionless MOSFET Save
- Modeling Short-Channel Effects in Asymmetric Junctionless MOSFETs With Underlap Save
- A Model for Gate-Underlap-Dependent Short- Channel Effects in Junctionless MOSFET Save