Pritesh Kumar Yadav

Employment

Employment history is unavailable.

Education

• IMS Engineering College B.tech
  2010 - 2014

Projects & Funding

Projects & funding information is unavailable.

Publications (11)

• A 28-GHz mmWave Receiver Frontend With an Improved FOM of 15.56-dB for 5G New Radio in 130-nm BiCMOS Technology
  IEEE Access 2026 DOI: 10.1109/ACCESS.2026.3662040
  +Save
• Power Analysis Attack Resilient 9T and 10T NVSRAM for Emerging Memory
  IEEE Magnetics Letters 2026 DOI: 10.1109/LMAG.2026.3693614
  +Save
• A Differential LNA Architecture with Improved Figure of Merit Using 40 nm UMC CMOS Technology for mmWave Band Receiver Applications
  Wireless Personal Communications 2022 DOI: 10.1007/s11277-021-09383-2
  +Save
• A Double-Resistive Feedback Active Inductor based Receiver Frontend in 40 nm CMOS Process for 28-GHz Applications
  Proceedings of the IEEE INDICON - India Annual Conference 2022 DOI: 10.1109/INDICON56171.2022.10039933
  +Save
• A Proposed Technique to Improve the Performance of Receiver by Using Linear Gm-C Low-Pass Filter for mmwave Band Applications
  Journal of Circuits, Systems and Computers 2021 DOI: 10.1142/S0218126621503047
  +Save
• A 36.7 mW, 28 GHz receiver frontend using 40 nm RFCMOS technology with improved Figure of Merit
  Analog Integrated Circuits and Signal Processing 2021 DOI: 10.1007/s10470-020-01792-w
  +Save
• Tunable bandpass filter using double resistive feedback floating active inductor for 5 GHz wireless LAN Applications
  Analog Integrated Circuits and Signal Processing 2021 DOI: 10.1007/S10470-021-01849-4
  +Save
• A 60 GHz, 50 mW, 3dB Noise Figure Receiver Frontend Using UMC 40 nm CMOS technology
  Proceedings - 2020 6th IEEE International Symposium on Smart Electronic Systems, iSES 2020 2020 DOI: 10.1109/iSES50453.2020.00058
  +Save
• Design of Transceiver at 865-867 MHz Band using UMC 180 nm CMOS Technology
  2020 24th International Symposium on VLSI Design and Test, VDAT 2020 2020 DOI: 10.1109/VDAT50263.2020.9190468
  +Save
• Design of 32 bit Asynchronous RISC CPU Using Micropipeline
  2018 Conference on Information and Communication Technology, CICT 2018 2018 DOI: 10.1109/INFOCOMTECH.2018.8722367
  +Save