Sapna Rani Ghimiray

Employment

Employment history is unavailable.

Education

Education history is unavailable.

Projects & Funding

Projects & funding information is unavailable.

Publications (10)

• High speed low leakage and power efficient Domino Logic circuit for wide fan in gates
  International Conference on Integrated Circuits, Communication, and Computing Systems, ICIC3S 2024 - Proceedings 2024 DOI: 10.1109/ICIC3S61846.2024.10603058
  +Save
• An improved charge-sharing elimination pseudo-domino logic
  International Journal of Circuit Theory and Applications 2020 DOI: 10.1002/cta.2798
  +Save
• A Novel High-Performance Leakage-Tolerant Keeper Domino Circuit for Wide Fan-In Gates
  Lecture Notes in Electrical Engineering 2019 DOI: 10.1007/978-981-13-3450-4_2
  +Save
• Noise immune Pseudo-stacked-wide keeper domino technique for ultra deep submicron technology
  International Journal of Engineering and Advanced Technology 2019 DOI: 10.35940/ijeat.F9017.088619
  +Save
• Strength-varying keeper based 4:1 MUX for low-leakage and low jitter at 500 MHz Clock
  2018 International Conference on Computing, Power and Communication Technologies, GUCON 2018 2019 DOI: 10.1109/GUCON.2018.8675094
  +Save
• Ultralow power, noise immune stacked-double stage clocked-inverter domino technique for ultradeep submicron technology
  International Journal of Circuit Theory and Applications 2018 DOI: 10.1002/cta.2524
  +Save
• A leakage-tolerant 16-bit diode footed domino comparator using lector technique
  Proceedings of 2nd International Conference on 2017 Devices for Integrated Circuit, DevIC 2017 2017 DOI: 10.1109/DEVIC.2017.8074044
  +Save
• Energy efficient, noise immune 4×4 Vedic multiplier using semi-domino logic style
  IEEE Region 10 Annual International Conference, Proceedings/TENCON 2017 DOI: 10.1109/TENCON.2017.8228010
  +Save
• Performance analysis of a 4-bit comparator circuit using different adiabatic logics
  2017 Innovations in Power and Advanced Computing Technologies, i-PACT 2017 2017 DOI: 10.1109/IPACT.2017.8245210
  +Save
• Performance comparison of 3 bit ECRL ADC with conventional logic style
  International Conference on Electrical, Electronics, and Optimization Techniques, ICEEOT 2016 2016 DOI: 10.1109/ICEEOT.2016.7755549
  +Save