Dr.K.Lokesh Krishna

About

Dr. K.Lokesh Krishna is currently working as Professor in department of Electronics and Communication Engineering at S.V.College of Engineering, Tirupati with an overall teaching experience of 25 years. He received his Ph.D degree in VLSI Design from S.V.University College of Engineering, S.V.University, Tirupati. He has published more than 78 technical papers in different reputed International journals and International conferences. He is a Fellow member of IE, IETE and Life Member of ISTE. His areas of research interest include analog and digital VLSI design and IoT system design.

Employment

• S.V.College of Engineering(Autonomous)
  2018 - Present
• Sri Venkateswara College of Engineering and Technology(Autonomous)
  2009 - 2018
• Lakireddy Balireddy College of Engineering
  2004 - 2009
• Sri Venkateswara College of Engineering and Technology
  2000 - 2004

Education

• Sri Venkateswara University Ph.D
  2010 - 2016

Projects & Funding

Projects & funding information is unavailable.

Publications (63)

• Implementation and Evaluation of an 8T XOR–XNOR based Full Adder Logic Circuit
  2026 9th International Conference on Trends in Electronics and Informatics (ICOEI) 2026 DOI: 10.1109/icoei68323.2026.11541907
  +Save
• Performance Assessment of CMOS and Pass-Transistor Logic based Full Adder Architectures for Low-Power Digital Systems
  2026 8th International Conference on Inventive Material Science and Applications (ICIMA) 2026 DOI: 10.1109/icima68728.2026.11564705
  +Save
• An Intelligent Neuro-Fuzzy Framework for Accurate Diagnosis and Prediction of Type-II Diabetes Mellitus
  2026 9th International Conference on Intelligent Computing and Control Systems (ICICCS) 2026 DOI: 10.1109/iciccs67901.2026.11502657
  +Save
• Voltage Scaling Analysis of a Single-Tail Dynamic Comparator Circuit
  2026 6th International Conference on Trends in Material Science and Inventive Materials (ICTMIM) 2026 DOI: 10.1109/ictmim68190.2026.11507772
  +Save
• A Single-Tail CMOS Comparator for High-Speed and Low-Power Data Conversion
  2026 International Conference on Smart Electronic Devices and Intelligent Systems (ICSEDIS) 2026 DOI: 10.1109/icsedis68157.2026.11518107
  +Save
• Power–Delay Optimized Full Adder Architecture based on Pass Transistor Logic
  2026 International Conference on Smart Electronic Devices and Intelligent Systems (ICSEDIS) 2026 DOI: 10.1109/icsedis68157.2026.11518313
  +Save
• An IoT-based Efficient Green Energy Management System in Smart Cities for Carbon Emission Reduction with Grid Reliability Enhancement
  2025 3rd International Conference on Sustainable Computing and Smart Systems (ICSCSS) 2025 DOI: 10.1109/icscss64956.2025.11500798
  +Save
• A Three-Component 8-Bit Approximate Multiplier for Energy-Efficient VLSI Applications
  Proceedings of the 7th International Conference on Innovative Data Communication Technologies and Application Icidca 2025 2025 DOI: 10.1109/ICIDCA66325.2025.11280492
  +Save
• Extreme Learning Machine based Smart Rose Cultivation Incorporated with IoT Sensors
  Proceedings of 5th International Conference on Trends in Material Science and Inventive Materials Ictmim 2025 2025 DOI: 10.1109/ICTMIM65579.2025.10988156
  +Save
• Implementation of Full Adder Logic Circuit for Signal Processing Applications
  Proceedings of the 7th International Conference on Innovative Data Communication Technologies and Application Icidca 2025 2025 DOI: 10.1109/ICIDCA66325.2025.11280512
  +Save