Mohd Ziauddin Jahangir

Employment

• Chaitanya Bharathi Institute of Technology Assistant Professor
  2014 - Present

Education

• Osmania University University College of Engineering PhD
  2017 - Present

Projects & Funding

Projects & funding information is unavailable.

Publications (11)

• Design of novel hybrid - digitally controlled oscillator for ADPLL
  Memories - Materials, Devices, Circuits and Systems 2023 DOI: 10.1016/j.memori.2023.100052
  +Save
• Study and Performance Comparison of Coupled Ring Oscillator
  2023 DOI: 10.2991/978-94-6463-252-1_94
  +Save
• Design and Implementation of FPGA based DDS-ADPLL for Resonant Frequency Tracking in Sensors
  2022 IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT) 2022 DOI: 10.1109/conecct55679.2022.9865678
  +Save
• The Design of DDS ADPLL using ARM Micro Controller
  International Journal for Research in Applied Science and Engineering Technology 2022 DOI: 10.22214/ijraset.2022.42246
  +Save
• Design of an All Digital Phase-Locked Loop Using Cordic Algorithm
  2022 DOI: 10.1007/978-981-19-5550-1_14
  +Save
• Design and simulation of an innovative CMOS ternary 3 to 1 multiplexer and the design of ternary half adder using ternary 3 to 1 multiplexer
  Microelectronics Journal 2019 DOI: 10.1016/j.mejo.2019.05.007
  +Save
• Design, implementation and performance comparison of different branch predictors on pipelined-CPU
  2017 International Conference on Computer, Electrical and Communication Engineering, ICCECE 2017 2018 DOI: 10.1109/ICCECE.2017.8526196
  +Save
• CMOS based design and simulation of ternary full adder and Ternary coded Decimal (TCD) adder circuit
  Proceedings of IEEE International Conference on Circuit, Power and Computing Technologies, ICCPCT 2016 2016 DOI: 10.1109/ICCPCT.2016.7530153
  +Save
• Design and simulation of programmable band-gap reference circuit
  Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics 2016 DOI: 10.1109/PrimeAsia.2015.7450472
  +Save
• Design of a new Ternary SRAM cell (ZV-SRAM) based on innovative level shift based Ternary Inverter (ZV-inverter)
  12th IEEE International Conference Electronics, Energy, Environment, Communication, Computer, Control: (E3-C3), INDICON 2015 2016 DOI: 10.1109/INDICON.2015.7443432
  +Save