Nikhil Saxena

Employment

• University of Massachusetts Amherst Lecturer
  2023 - Present
• ITM University Assistant Professor
  2013 - 2019

Education

• University of Cincinnati Ph.D.
  2019 - 2024
• Jaypee Institute of Information Technology M.Tech
  2011 - 2013

Projects & Funding

Projects & funding information is unavailable.

Publications (18)

• Improving Hardware Security Through Logic-Probability- Guided Gate Replacement Using Emerging Devices
  Electronics 2026 DOI: 10.3390/electronics15061267
  +Save
• A Survey on Assertion-Based Hardware Monitor Synthesis
  Chips 2026 DOI: 10.3390/chips5020012
  +Save
• Hybrid Shielding: Amplifying the Power of Camouflaging and Logic Encryption
  IEEE Access 2023 DOI: 10.1109/ACCESS.2023.3332543
  +Save
• ISPLock: A Hybrid Internal State Locking Method Using Polymorphic Gates
  Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2022 DOI: 10.1109/ISVLSI54635.2022.00037
  +Save
• Analysis of network parameters for network lifetime in WSN: A fuzzy quadratic programming approach
  Lecture Notes in Networks and Systems 2021 DOI: 10.1007/978-981-16-0386-0_13
  +Save
• SRTLock: A Sensitivity Resilient Two-Tier Logic Encryption Scheme
  Proceedings - 2021 IEEE International Symposium on Smart Electronic Systems, iSES 2021 2021 DOI: 10.1109/iSES52644.2021.00095
  +Save
• Technique to reduce PAPR problem in next-generation wireless communication system
  Lecture Notes in Networks and Systems 2021 DOI: 10.1007/978-981-16-0386-0_16
  +Save
• Design of complementary metal oxide semiconductor based three stage ring oscillator on the basis of frequency, leakage current and leakage power with and without memristor
  International Journal of Recent Technology and Engineering 2019 DOI: 10.35940/ijrte.B2277.078219
  +Save
• Design and implementation of efficient low power Digitally Controlled Delay Line using 45 nm CMOS technology
  Journal of Computational and Theoretical Nanoscience 2017 DOI: 10.1166/jctn.2017.6821
  +Save
• Tolerant design of low power Vernier Delay Line using true single phase clocked technique
  Journal of Computational and Theoretical Nanoscience 2017 DOI: 10.1166/jctn.2017.6829
  +Save