niju rajan

Employment

Employment history is unavailable.

Education

Education history is unavailable.

Projects & Funding

Projects & funding information is unavailable.

Publications (15)

• Tailoring gas sensing performance of spray-deposited V2O5 via cadmium doping
  Materials Chemistry and Physics 2026 DOI: 10.1016/j.matchemphys.2026.132410
  +Save
• Enhancing the properties of V2O5 thin films–role of cobalt
  Journal of Materials Science: Materials in Electronics 2025 DOI: 10.1007/s10854-025-14296-y
  +Save
• Interplay of Doping and Morphology in V2O5-Insights from Cd substitution
  2025 IEEE International Conference on Distributed Computing VLSI Electrical Circuits and Robotics Discover 2025 Proceedings 2025 DOI: 10.1109/DISCOVER66922.2025.11258923
  +Save
• Investigations on The Effect of Cd Dopant on The Properties of 2D Nanostructured Vanadium Oxide Thin Films
  Crystal Research and Technology 2024 DOI: 10.1002/crat.202300207
  +Save
• Test power Optimization Using Power Gating Techniques
  VLSI Sata 2024 4th IEEE International Conference on VLSI Systems Architecture Technology and Applications 2024 DOI: 10.1109/VLSISATA61709.2024.10560132
  +Save
• Power Optimization using Partial Adiabatic Logic for Parallel Adder and Subtractor
  2023 2nd International Conference on Electrical Electronics Information and Communication Technologies Iceeict 2023 2023 DOI: 10.1109/ICEEICT56924.2023.10157614
  +Save
• Communication device for the visual and hearing impaired persons to convert braille characters to english text
  2021 International Conference on Emerging Smart Computing and Informatics Esci 2021 2021 DOI: 10.1109/ESCI50559.2021.9396859
  +Save
• Text to Braille Converting Communication Device forthe Visual and Hearing Impaired Persons
  2021 International Conference on Computer Communication and Informatics Iccci 2021 2021 DOI: 10.1109/ICCCI50826.2021.9402590
  +Save
• Low-Power Analysis of Full Adder and Subtractor Design Using Adiabatic Logic Styles
  Lecture Notes in Electrical Engineering 2020 DOI: 10.1007/978-981-15-0626-0_30
  +Save
• Power reduction of half adder and half subtractor using different partial adiabatic logic styles
  Proceedings of the International Conference on Intelligent Sustainable Systems Iciss 2019 2019 DOI: 10.1109/ISS1.2019.8908104
  +Save