AS
Arun Kumar Sinha
Also known as: A.K. Sinha, A Sinha, Arun Sinha
VIT-AP University, Mekelle University, University of Genova, Netaji Subhas Institute of Technology, Universidade Federal de Santa Catarina, National Institute of Technology Kurukshetra
About
Associate Professor at VIT-AP University
Employment
-
VIT-AP University Associate Professor2018 - Present
-
Mekelle University Assistant Professor2016 - 2017
-
Universidade Federal de Santa Catarina Post Doctoral Researcher2014 - 2016
-
Jaypee Institute of Information Technology Assistant Professor2013 - 2014
-
Netaji Subhas Institute of Technology Lecturer2007 - 2010
-
Agilent Technologies R and D Engineer2007 - 2007
Education
-
University of Genova PhD in ELECTRONIC ENGINEERING, INFORMATION TECHNOLOGY, FOR ROBOTICS AND TELECOMMUNICATIONS2010 - 2013
-
Netaji Subhas Institute of Technology M.Tech in Process Control2005 - 2008
-
National Institute of Technology Kurukshetra B.Tech2000 - 2004
Projects & Funding
Projects & funding information is unavailable.
Publications (55)
- CF-GNN: An Imbalance-Aware Counterfactual Graph Neural Network for ICU Mortality Prediction in Coronary Artery Disease Patients Save
- Calibrated Margin-Weighted Soft Voting Ensemble for Early Diagnosis of Coronary Artery Disease Save
- Enhanced CAD patient length of stay prediction using the Graph Neuro Boost model Save
- Utility of Non-Aligned Double Gate FET in the Design of Multi-Logic Digital Gate Save
- Design and Test of a 3-Terminal Work-Function Engineered Universal Gate and Modelling of Its Static Performance Metrics Save
- Compact design of universal gates with non-aligned gate technology and assessment of its performance in a TCAD Environment Save
- Design and Test of Nanoscale Non-Aligned Double Gate FET Inverter and Ring Oscillator for Low-Power Application in TCAD Simulation Environment Save
- Precision Diagnosis of Coronary Artery Disease with OTLGBM Save
- A TCAD Simulation Analysis of DCVSL Circuits with Non-aligned Double Gate Field Effect Transistors Save
- Low-Power Analysis of a Non-align Double Gate Field Effect Transistor Inverter Save