Vallabhuni Vijay

About

Dr. Vijay Vallabhuni was born in Ongole, Andhra Pradesh, India, in 1988. He received his B.Tech degree in Electronics and Communication Engineering from Jawaharlal Nehru Technological University (JNTU), Kakinada, in 2009, followed by an M.Tech in VLSI Design from Vignan's Foundation for Science, Technology & Research (VFSTR), Vadlamudi, in 2011. He earned his Ph.D. in Electronics and Communication Engineering from VFSTR University in 2017.

Dr. Vallabhuni began his academic career as an Assistant Professor in the Department of Electronics & Communication Engineering at VFSTR, Vadlamudi in 2011 and later served at Vignan’s LARA Institute of Technology & Science in 2017. Currently, he is working as an Associate Professor in the Department of Electronics & Communication Engineering at the Institute of Aeronautical Engineering, Dundigal, India.

He is a prolific researcher in the fields of VLSI design, nanoelectronics, low-power circuit design, FinFET/CNTFET technologies, and carbon nanotube-based architectures. With over 80 peer-reviewed publications and numerous citations, Dr. Vallabhuni has made significant contributions to areas such as digital signal processing, biomedical instrumentation, and quantum-dot cellular automata. His notable works include advancements in RFID-based smart systems, low-voltage FinFET circuits, and current-mode analog signal processing using DCCII.

In addition to his academic publications, he holds several Indian and international patents focused on energy-efficient circuit design and biomedical signal processing innovations. He is passionate about mentoring early-career researchers and continues to contribute to the development of next-generation semiconductor device applications.

Employment

• Institute of Aeronautical Engineering Associate Professor
  2017 - Present

Education

• Vignan's Foundation for Science, Technology & Research (Deemed to be University) Ph.D
  2012 - 2017

Projects & Funding

Projects & funding information is unavailable.

Publications (84)

• State-of-art design: data selectors using quantum-dot cellular automata
  International Journal of System Assurance Engineering and Management 2024 DOI: 10.1007/s13198-023-02215-5
  +Save
• VEHICLE TRACKER
  OFFICIAL JOURNAL OF THE PATENT OFFICE, INDIA 2023
  +Save
• State of the art design of adder modules: performance validation of GDI methodology for energy harvesting applications
  International Journal of System Assurance Engineering and Management 2023 DOI: 10.1007/s13198-023-02047-3
  +Save
• 1-bit full adder design using next generation semiconductor devices and performance benchmarking at low supply voltages
  International Journal of System Assurance Engineering and Management 2023 DOI: 10.1007/s13198-023-02181-y
  +Save
• 1-Bit FinFET Carry Cells for Low Voltage High-Speed Digital Signal Processing Applications
  Silicon 2023 DOI: 10.1007/s12633-022-02016-8
  +Save
• Design and performance analysis of low power and energy-efficient vedic multipliers
  International Journal of System Assurance Engineering and Management 2023 DOI: 10.1007/s13198-023-01889-1
  +Save
• ANALYSIS OF COST EFFECTIVE SOLAR POWERED CHARGING STATION FOR ELECTRIC VEHICLE
  2023
  +Save
• IMPACT OF ENGLISH COMMUNICATION TOWARDS DEVELOPMENT OF LEADERSHIP STYLE FOR ORGANIZATION PERFORMANCE
  2023
  +Save
• Analysis of harmonious growth of E-Commerce Sector in India
  OFFICIAL JOURNAL OF THE PATENT OFFICE, INDIA 2023
  +Save
• A PCCN-Based Centered Deep Learning Process for Segmentation of Spine and Heart: Image Deep Learning
  Handbook of Research on Technologies and Systems for E-Collaboration During Global Crises 2022
  +Save