RC
Dr. R.K. Chauhan
Madan Mohan Malaviya University of Technology, IIT-BHU, Motilal Nehru National Institute of Technology Allahabad, Govind Ballabh Pant University of Agriculture and Technology
0000-0003-0291-0772
About
My research interest is Microelectronics and VLSI in general and device modelling in particular. One patent was awarded to me and my student from Govt. of India and five patents are published in the journal of Indian Patent. More than 150 research papers are published in the reputed journal/conferences/book chapters
Employment
-
Madan Mohan Malaviya University of Technology PROFESSOR
Education
-
IIT-BHU Ph.D.1999 - 2002
-
Motilal Nehru National Institute of Technology Allahabad M.TECH/M.E.1991 - 1993
-
Govind Ballabh Pant University of Agriculture and Technology B.TECH.1985 - 1989
Projects & Funding
Projects & funding information is unavailable.
Publications (242)
- A 0.18 µm β-Ga2O3 MOSFET Using Al2O3/HfO2/SiO2 Gate Dielectric for Low-VTH High-Power Electronics Applications Save
- Hardware Efficient Pseudo-Random Number Generator Using Chen Chaotic System on FPGA Save
- Impact of Work Function Tunability on Thermal and RF Performance of P-type Window Based Junctionless Transistor Save
- Sensitivity Enhancement of Dual Gate FET Based Biosensor Using Modulated Dielectric for Covid Detection Save
- A Compact Analytical Drain Current Model of Fully Depleted SOI MOSFETs with Lightly Doped N- underneath the N+ Source Region Save
- Accurate estimation of power consumption for a binary comparator system using backtracking Save
- Coupled variable-input LCG and clock divider-based large period pseudo-random bit generator on FPGA Save
- Coupled variable-input LCG and clock divider-based large period pseudo-random bit generator on FPGA Save
- Design and FPGA Synthesis of an Efficient Synchronous Counter with Clock-Gating Techniques Save
- Design and FPGA Synthesis of an Efficient Synchronous Counter with Clock-Gating Techniques Save