Sreenivasa Rao Ijjada

Employment

• GITAM University Asst Professor
  2006 - Present

Education

Education history is unavailable.

Projects & Funding

Projects & funding information is unavailable.

Publications (13)

• 1.5mW,14.68V/µS-low power and high speed comparator design for ADC applications
  International Journal of Innovative Technology and Exploring Engineering 2019 DOI: 10.35940/ijitee.F1268.0486S419
  +Save
• A 2.2 V-voltage reference circuit design with TC of 35.49 ppm/o C for low power DAC applications
  International Journal of Innovative Technology and Exploring Engineering 2019 DOI: 10.35940/ijitee.F1269.0486S419
  +Save
• A 75 µW two-stage op-amp using 0.18 µW CMOS technology for high-speed operations
  Acta Physica Polonica A 2019 DOI: 10.12693/APhysPolA.135.1075
  +Save
• Design of a two stage operational amplifier with zero compensation for accurate bandgap reference circuit
  Acta Physica Polonica A 2019 DOI: 10.12693/APhysPolA.135.977
  +Save
• Design of area efficent 32 bit arithmetic and logic unit (ALU) for DSP processors
  International Journal of Engineering and Advanced Technology 2019 DOI: 10.35940/ijeat.F1219.0986S319
  +Save
• Implementation of MEMS capacitive pressure sensor design using COMSOL software
  International Journal of Recent Technology and Engineering 2019 DOI: 10.35940/ijrte.B1185.0882S819
  +Save
• Performance analysis of Tri-Gate SOI FINFET structure with various fin heights using TCAD Simulation
  Journal of Advanced Research in Dynamical and Control Systems 2019
  +Save
• Quantum-Dot Cellular Automata Technology for High-Speed High-Data-Rate Networks
  Circuits, Systems, and Signal Processing 2019 DOI: 10.1007/s00034-019-01119-9
  +Save
• SOI FinFET based 10T SRAM cell design against short channel effects
  Acta Physica Polonica A 2019 DOI: 10.12693/APhysPolA.135.702
  +Save
• Analysis of sub-threshold inverter and 6T SRAM cell for ultra-low-power applications
  Advances in Intelligent Systems and Computing 2018 DOI: 10.1007/978-981-10-5903-2_147
  +Save