vivek chaturvedi

Employment

• Indian Institute of Technology Palakkad Assistant Professor
  2018 - Present
• Nanyang Technological University Research Scientist
  2013 - 2018

Education

• Syracuse University Master of Science (MS)
  2006 - 2008
• Florida International University PhD

Projects & Funding

Projects & funding information is unavailable.

Publications (30)

• VulScan-LT: A Lightweight Transformer-Based Software Vulnerability Scanning Tool for Resource-Constrained Edge Devices
  2026 DOI: 10.1007/978-3-032-16342-4_17
  +Save
• ViT-EBoT: Vision Transformer for Encrypted Botnet Detection in Resource-Constrained Edge Devices
  IEEE Internet of Things Journal 2026 DOI: 10.1109/JIOT.2026.3688803
  +Save
• Extracting Proxy Models from Side-Channel Insights to Enhance Adversarial Attacks on Black-Box DNNs
  2025 DOI: 10.1145/3709017.3737712
  +Save
• CapsBeam: Accelerating Capsule Network-Based Beamformer for Ultrasound Nonsteered Plane-Wave Imaging on Field-Programmable Gate Array
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2025 DOI: 10.1109/TVLSI.2025.3559403
  +Save
• FeatuReBeam: Efficient Beamforming for High-Frame Ultrasound Imaging Using Adaptive Feature Reuse With (m,k)-Guarantee
  IEEE Access 2025 DOI: 10.1109/ACCESS.2025.3604479
  +Save
• FRNet: A Feature-Rich CNN Architecture to Defend Against Adversarial Attacks
  IEEE Access 2024 DOI: 10.1109/ACCESS.2024.3364818
  +Save
• ViT4Mal: Lightweight Vision Transformer for Malware Detection on Edge Devices
  ACM Transactions on Embedded Computing Systems 2023 DOI: 10.1145/3609112
  +Save
• Thermal Aware System-Wide Reliability Optimization for Automotive Distributed Computing Applications
  IEEE Transactions on Vehicular Technology 2022 DOI: 10.1109/TVT.2022.3185978
  +Save
• Longevity Framework: Leveraging Online Integrated Aging-Aware Hierarchical Mapping and VF-Selection for Lifetime Reliability Optimization in Manycore Processors
  IEEE Transactions on Computers 2021 DOI: 10.1109/TC.2020.3006571
  +Save
• Energy Minimization for Multi-core Platforms through DVFS and VR Phase Scaling With Comprehensive Convex Model
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 2019 DOI: 10.1109/TCAD.2019.2894835
  +Save