Debiprasanna Sahoo

Employment

• Indian Institute of Technology Bhubaneswar Assistant Professor
  2023 - Present
• Indian Institute of Technology Roorkee Assistant Professor
  2021 - 2023
• Advanced Micro Devices Inc
  2019 - 2021
• Amazon Development Centre SDE
  2013 - 2013
• Tata Consultancy Services Ltd Software Engineer
  2009 - 2011
• College of Engineering and Technology Faculty
  2009 - 2009

Education

• Indian Institute of Technology Bhubaneswar Ph. D.
  2013 - 2018
• Indian Institute of Technology Madras Masters in Technology
  2011 - 2013
• College of Engineering and Technology Bachelors of Technology
  2005 - 2009

Projects & Funding

Projects & funding information is unavailable.

Publications (10)

• Formal Modeling and Verification of Security Properties of a Ransomware-Resistant SSD
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 2023 DOI: 10.1109/TCAD.2022.3229596
  +Save
• Post-Model Validation of Victim DRAM Caches
  2019 IEEE 37th International Conference on Computer Design (ICCD) 2019 DOI: 10.1109/iccd46524.2019.00046
  +Save
• Formal Modeling and Verification of a Victim DRAM Cache
  ACM Trans. Des. Autom. Electron. Syst. 2019 DOI: 10.1145/3306491
  +Save
• Multidimensional Grid Aware Address Prediction for GPGPU
  2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID) 2019 DOI: 10.1109/vlsid.2019.00064
  +Save
• Formal Modeling and Verification of Controllers for a Family of DRAM Caches
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 2018 DOI: 10.1109/TCAD.2018.2857318
  +Save
• ReDRAM: A Reconfigurable DRAM Cache for GPGPUs
  IEEE Computer Architecture Letters 2018 DOI: 10.1109/LCA.2018.2865552
  +Save
• CAMO: A Novel Cache Management Organization for GPGPUs
  Proceedings of the 23rd Asia and South Pacific Design Automation Conference 2018
  +Save
• DRAM Cache Access Optimization Leveraging Line Locking in Tag Cache: Work-in-Progress
  Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems 2018
  +Save
• An Experimental Study on Dynamic Bank Partitioning of DRAM in Chip Multiprocessors
  2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID) 2017 DOI: 10.1109/vlsid.2017.21
  +Save
• MSimDRAM: Formal Model Driven Development of a DRAM Simulator
  2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID) 2016 DOI: 10.1109/vlsid.2016.88
  +Save