About
Tarun Kumar Sharma received his B.Tech in Electronics and Communication Engineering from Jalpaiguri Govt. Engg. College (WBUT), West Bengal, India in the year 2009 and M.Tech in Electrical Engineering (Mechatronics) from NITTTR, Kolkata in the year 2013 respectively. He is pursuing his Ph.D. in Electronics and Communication Engineering Dept. as a Full-Time Ph.D. scholar at Indian Inst. of Technology (ISM), Dhanbad, India and is a member of IEEE (Institute of Electrical and Electronics Engineers). His current research areas include the Nanoscale Devices, Gate-All-Around (GAA) MOSFET modeling, TCAD Simulation, Strained MOSFET, Parasitic Capacitance Effects and Performance evaluation of SWCNT Interconnects using GAA Drivers, Memristors, Neuromorphic Circuit, SNN etc. To his credit, he has contributed his work in reputed journals and conferences in the fields of Nanoscale MOSFET devices modeling and simulations.
Employment
Employment history is unavailable.
Education
Education history is unavailable.
Projects & Funding
Projects & funding information is unavailable.
Publications (5)
- Compact Memristor Emulator with SDDP for Integrated Neuromorphic Temporal Learning Save
- On-Chip Carbon Nanotube Interconnects: Adaptation to Multi-gate Transistors Save
- On the C-V characteristics of nanoscale strained gate-all-around Si/SiGe MOSFETs Save
- A comparative study of above-and sub-threshold characteristics of strained and unstrained Si GAA MOSFETs Save
- Impact of geometry aspect ratio on the performance of si GAA nanowire MOSFET Save