ANANT ARAVIND KULKARNI

Employment

• Institute of Technology, Nirma University Assistant Professor
  2024 - Present
• Fr. C. Rodrigues Institute of Technology, Vashi, Navi Mumbai Assistant Professor
  2021 - 2024
• M.B.E.S.'s College of Engineering Ambajogai Assistant Professor
  2008 - 2021

Education

• Indian Institute of Technology Roorkee PhD
  2015 - 2020

Projects & Funding

Projects & funding information is unavailable.

Publications (23)

• Inequal Three Qubit Entanglement Using GHZ State Generation for Spin-Torque Based Qubit Architecture
  IEEE Open Journal of Nanotechnology 2025 DOI: 10.1109/ojnano.2025.3627500
  +Save
• A Novel Design of Quantum Multiplexer and its Identity Rules-Based Optimization for the Spin-Torque-Based n-Qubit Architecture
  IEEE Transactions on Magnetics 2024 DOI: 10.1109/tmag.2024.3471700
  +Save
• Optimization and performance investigation of 1-Toffoli gate quantum full adders for spin-torque-based n-qubit architecture
  Optical and Quantum Electronics 2024 DOI: 10.1007/s11082-023-05597-9
  +Save
• Identity Rules-based Decomposition, Optimization and Spin-torque modeling of Controlled V and V+ Gates for Quantum Full Adder
  IEEE Access 2024 DOI: 10.1109/access.2024.3492915
  +Save
• Quantum Computing Circuits Based on Spin-Torque Qubit Architecture: Toward the Physical Realization of Quantum Computers
  IEEE Nanotechnology Magazine 2019 DOI: 10.1109/mnano.2019.2927782
  +Save
• Spin based neuromorphic computing
  Spintronics XII 2019 DOI: 10.1117/12.2528292
  +Save
• Spin-Torque-Based Quantum Fourier Transform
  IEEE Transactions on Magnetics 2019 DOI: 10.1109/tmag.2019.2931278
  +Save
• Modeling of a Magnetic Tunnel Junction for a Multilevel STT-MRAM Cell
  IEEE Transactions on Nanotechnology 2019 DOI: 10.1109/TNANO.2018.2875491
  +Save
• Transmission coefficient matrix modeling of spin-torque based n-qubit architecture
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2018
  +Save
• Transmission coefficient matrix modeling of spin-torque-based n-Qubit Architecture
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2018 DOI: 10.1109/TVLSI.2018.2814041
  +Save