Chitrakant Sahu

Employment

Employment history is unavailable.

Education

Education history is unavailable.

Projects & Funding

Projects & funding information is unavailable.

Publications (68)

• Design and analysis of high-performance double-gate ZnO nano-structured thin-film ISFET for pH sensing applications
  Microelectronics Journal 2023 26 citations DOI: 10.1016/J.MEJO.2023.105811
  +Save
• Design and Performance Projection of Virtually Doped Dual Gate Junctionless IMOS
  Silicon 2023 1 citation DOI: 10.1007/S12633-023-02364-Z
  +Save
• Temporal and consumer driven cluster analysis for identification of FDI attacks in smart grid
  International Journal of Numerical Modelling: Electronic Networks, Devices and Fields 2023 2 citations DOI: 10.1002/JNM.3145
  +Save
• Proposal and performance evaluation of delta doped negative capacitance tunneling field transistor: A simulation study
  Micro and Nanostructures 2023 3 citations DOI: 10.1016/J.MICRNA.2022.207498
  +Save
• Impact of interface trap charges on analog/RF and linearity performances of PGP negative capacitance FET
  Microelectronics Reliability 2023 8 citations DOI: 10.1016/J.MICROREL.2023.114954
  +Save
• Detection of false data injection in smart grid using PCA based unsupervised learning
  Electrical Engineering 2023 27 citations DOI: 10.1007/S00202-023-01809-3
  +Save
• Design and performance analysis of ion-sensitive gated bipolar transistor (ISBiT) for pH sensing applications
  International Electronics Symposium (IES) 2023 2 citations DOI: 10.1109/IES59143.2023.10242570
  +Save
• Exploration of temperature stability of linearity and RF performance metrics for PGP negative capacitance FET
  Semiconductor Science and Technology 2023 5 citations DOI: 10.1088/1361-6641/ACBA3B
  +Save
• Steep-subthreshold slope dual gate negative capacitance junction less FET with dead channel: TCAD approach for digital/RF applications
  Microelectronics Journal 2022 22 citations DOI: 10.1016/J.MEJO.2022.105518
  +Save
• Virtually Doped Schottky Buried Metal Layer Planar Junctionless FET for SCE Suppression at sub-28nm Technology Nodes Design, Simulation and Performance Investigation
  Silicon 2022 4 citations DOI: 10.1007/S12633-021-01242-W
  +Save