Noor Mahammad Sk

Employment

• Indian Institute of Information Technology Design and Manufacturing
  2010 - Present

Education

• Sri Venkateswara University B. Tech
  1997 - 2001
• Indian Institute of Technology Madras PhD
  ? - 2009
• National Institute of Electronics and Information Technology
  ? - 2003

Projects & Funding

Projects & funding information is unavailable.

Publications (68)

• Hybrid Energy-Aware Multi-Match Network Intrusion Detection System (HEAMC-NIDS)
  2026 DOI: 10.2139/ssrn.6295223
  +Save
• Analyzing Performance of Approximate Recursive Multiplier Variants for Neural Network and Image Smoothing Applications
  Circuits, Systems, and Signal Processing 2026 DOI: 10.1007/s00034-026-03710-3
  +Save
• Energy efficient and high throughput prefix-based pattern matching technique on TCAMs for NIDS
  Integration 2025 DOI: 10.1016/j.vlsi.2024.102310
  +Save
• Energy-Efficient Approximate Multiplier Design With Lesser Error Rate Using the Probability-Based Approximate 4:2 Compressor
  IEEE Embedded Systems Letters 2024 DOI: 10.1109/LES.2023.3280199
  +Save
• TeRa: Ternary and Range based packet classification engine
  Integration 2024 DOI: 10.1016/j.vlsi.2024.102153
  +Save
• Fault tolerant micro-programmed control unit for SEU and MBU mitigation in space based digital systems
  Microelectronics Reliability 2024 DOI: 10.1016/j.microrel.2024.115360
  +Save
• Scalable and Accelerated Self-healing Control Circuit Using Evolvable Hardware
  ACM Transactions on Design Automation of Electronic Systems 2024 DOI: 10.1145/3634682
  +Save
• Preferential fault-tolerance multiplier design to mitigate soft errors in FPGAs
  Integration 2023 DOI: 10.1016/j.vlsi.2023.102068
  +Save
• Deterministic Approach for Range-enhanced Reconfigurable Packet Classification Engine
  ACM Transactions on Reconfigurable Technology and Systems 2023 DOI: 10.1145/3586577
  +Save
• Optimized Fault-Tolerant Adder Design Using Error Analysis
  Journal of Circuits, Systems and Computers 2023 DOI: 10.1142/S0218126623500913
  +Save