Chirag Garg

Employment

Employment history is unavailable.

Education

• University of California, Berkeley Ph.D.

Projects & Funding

Projects & funding information is unavailable.

Publications (7)

• Efficient optimization accelerator framework for multi-state spin Ising problems
  Nature Communications 2025 DOI: 10.1038/s41467-025-64625-2
  +Save
• Demonstration of High Transconductance Gate-All-Around Transistors Using Negative Capacitance ‘Super High-K’ Gate Stack
  IEEE Electron Device Letters 2025 DOI: 10.1109/LED.2025.3541547
  +Save
• Ultra-Thin Body, Short Channel Silicon Transistors Down to 3-nm Si Channel
  IEEE Electron Device Letters 2025 DOI: 10.1109/LED.2024.3507635
  +Save
• Boost in Carrier Velocity Due to Electrostatic Effects of Negative Capacitance Gate Stack
  IEEE Electron Device Letters 2024 DOI: 10.1109/LED.2024.3354458
  +Save
• Impact of Random Spatial Fluctuation in Non-Uniform Crystalline Phases on the Device Variation of Ferroelectric FET
  IEEE Electron Device Letters 2021 DOI: 10.1109/led.2021.3087335
  +Save
• Investigation of Trap-Induced Performance Degradation and Restriction on Higher Ferroelectric Thickness in Negative Capacitance FDSOI FET
  IEEE Transactions on Electron Devices 2021 DOI: 10.1109/ted.2021.3105952
  +Save
• How to Achieve Moving Current Filament in High Voltage LDMOS Devices: Physical Insights & Design Guidelines for Self-Protected Concepts
  2020 IEEE International Reliability Physics Symposium (IRPS) 2020 DOI: 10.1109/irps45951.2020.9128332
  +Save