Mukul Lokhande

Employment

• Indian Institute of Technology Indore Research Scholar
  2022 - Present

Education

Education history is unavailable.

Projects & Funding

Projects & funding information is unavailable.

Publications (11)

• BRAIN-AD: A Bit-Serial, ReRAm-Empowered Digital Processing-In-Memory Macro for Autonomous Driving
  IEEE Transactions on Nanotechnology 2026 DOI: 10.1109/TNANO.2026.3720322
  +Save
• CASTRA: A Digital Processing-In-situ SRAM Macro for Resource-Efficient TinyML Acceleration
  2026 DOI: 10.2139/ssrn.6663807
  +Save
• E-NERVE: An Edge-Adaptive, NAF-Empowered, Resource-Efficient Versatile AI Inference Engine
  IEEE Embedded Systems Letters 2026 DOI: 10.1109/LES.2026.3716899
  +Save
• FALCON-XR: Flexible and Hybrid Low-Precision Floating-Point Compute Engine for Energy-Efficient XR Perception Acceleration
  2026 DOI: 10.2139/ssrn.7083749
  +Save
• RAPID: Re-Configurable Adder Tree Based Performance-Incentivized AI Digital CIM Macro
  IEEE Transactions on Nanotechnology 2026 DOI: 10.1109/TNANO.2026.3680063
  +Save
• ReLANCE: A Resource-Efficient Low-Latency Cortical Neural Acceleration Engine
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2026 DOI: 10.1109/TVLSI.2026.3680055
  +Save
• Retrospective: A CORDIC Based Configurable Activation Function for NN Applications
  2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2025 DOI: 10.1109/isvlsi65124.2025.11130218
  +Save
• LPRE: Logarithmic Posit-enabled Reconfigurable edge-AI Engine
  2025 IEEE International Symposium on Circuits and Systems (ISCAS) 2025 DOI: 10.1109/iscas56072.2025.11043622
  +Save
• Area-Optimized 2D Interleaved Adder Tree Design for Sparse DCIM Edge Processing
  2025 26th International Symposium on Quality Electronic Design (ISQED) 2025 DOI: 10.1109/isqed65160.2025.11014431
  +Save
• Flex-PE: Flexible and SIMD Multiprecision Processing Element for AI Workloads
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2025 DOI: 10.1109/TVLSI.2025.3553069
  +Save