Soumita Chatterjee

Employment

• Indian Institute of Engineering Science and Technology, Shibpur

Education

• University of Calcutta M.Tech in VLSI Design

Projects & Funding

Projects & funding information is unavailable.

Publications (8)

• Hardware-software codesign in an SoC-FPGA platform to implement a fusion framework using reduced dual-stack convolutional autoencoder
  Biomedical Signal Processing and Control 2026 DOI: 10.1016/j.bspc.2025.109306
  +Save
• Coupling of a lightweight model of reduced convolutional autoencoder with linear SVM classifier to detect brain tumours on FPGA
  Expert Systems with Applications 2025 DOI: 10.1016/j.eswa.2025.128444
  +Save
• Automatic Filter Health Monitoring in an HVAC System using FPGA based Hardware Accelerator
  2025 Devices for Integrated Circuit (DevIC) 2025 DOI: 10.1109/devic63749.2025.11012148
  +Save
• Design of Lightweight Custom IP Core on FPGA to Discriminate Brain Tumors of MR Data
  2025 Devices for Integrated Circuit (DevIC) 2025 DOI: 10.1109/devic63749.2025.11012554
  +Save
• Design of FPGA based Custom IP Core to Detect the Edges of Brain Tumors
  2024 28th International Symposium on VLSI Design and Test (VDAT) 2024 DOI: 10.1109/vdat63601.2024.10705709
  +Save
• A 0.6 V voltage reference circuit with 57 ppm/°C temperature coefficient, 73 KΩ output impedance and 0.080%/V line sensitivity for energy efficient applications
  Physica Scripta 2024 DOI: 10.1088/1402-4896/ad25b5
  +Save
• Hardware Prototyping of Handwritten Character Recognition using VEGA Soft Core Processor
  2023 8th International Conference on Computers and Devices for Communication (CODEC) 2023 DOI: 10.1109/codec60112.2023.10466133
  +Save
• A Temperature Compensated Beta-Multiplier Based Sub-1 V Voltage Reference Circuit for Low-Voltage Applications
  2023 IEEE Devices for Integrated Circuit (DevIC) 2023 DOI: 10.1109/devic57758.2023.10134955
  +Save