AP
Aditi Paul
Indian Institute of Technology Guwahati, IIT Guwahati, Jamia Millia Islamia, Sri venkateshwara College,University of Delhi
About
A PhD scholar working in the area of VLSI DSP architectures for 5G and Beyond in the Department of Electronics & Electrical Engineering, IIT Guwahati, India.
Employment
-
Indian Institute of Technology Guwahati Ph.D scholar2021 - Present
Education
-
IIT Guwahati Ph.D.2021 - Present
-
Jamia Millia Islamia M.Sc2018 - 2020
-
Sri venkateshwara College,University of Delhi B.Sc2015 - 2018
Projects & Funding
Projects & funding information is unavailable.
Publications (7)
- A High-Throughput Continuous-Flow Reordering Scheme for 4096-Point FFT/IFFT in 5G Systems Save
- Analyzing Gender-Specific Neural Functional Connectivity Patterns for Multi-Channel EEG-Based Emotion Recognition Save
- Design and Implementation of a 256-Point FFT Hardware for Power Spectral Density Computation in EEG-Based Mental Stress Recognition Save
- Continuous Flow 4096-Point FFT/IFFT Hardware Architecture for 5G Applications Save
- FD-DCNN: A Fourier Domain Denoising Convolutional Neural Network for Cardiac Artifact Removal in Single Channel EEG Signals Save
- ASIC and FPGA Implementation of Radix-2^2 32-point MDC-FFT Architecture Save
- ASIC and FPGA Implementation of Radix-2232-point MDC-FFT Architecture Save