DEBJYOTI BHATTACHARJEE

Employment

• imec Research and Development Engineer
  2020 - Present
• Nanyang Technological University PostDoc
  2019 - 2019

Education

• Nanyang Technological University Doctor of Philosophy
  2015 - Present
• Indian Statistical Institute Master of Technology (in Computer Science)
  2013 - 2015

Projects & Funding

Projects & funding information is unavailable.

Publications (54)

• AIMC Modeling and Parameter Tuning for Layer-Wise Optimal Operating Point in DNN Inference
  IEEE Access 2023 DOI: 10.1109/ACCESS.2023.3305432
  +Save
• DIANA: An End-to-End Hybrid DIgital and ANAlog Neural Network SoC for the Edge
  IEEE Journal of Solid-State Circuits 2023 DOI: 10.1109/JSSC.2022.3214064
  +Save
• Improved Linear Decomposition of Majority and Threshold Boolean Functions
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 2023 DOI: 10.1109/TCAD.2023.3257082
  +Save
• Optimising GPGPU Execution Through Runtime Micro-Architecture Parameter Analysis
  Proceedings - 2023 IEEE International Symposium on Workload Characterization, IISWC 2023 2023 DOI: 10.1109/IISWC59245.2023.00017
  +Save
• AERO: Design Space Exploration Framework for Resource-Constrained CNN Mapping on Tile-Based Accelerators
  Simei Yang, Debjyoti Bhattacharjee, Vinay Kumar

  +6 more

  • Saikat Chatterjee
  • Sayandip De
  • Peter Debacker
  • Diederik Verkest
  • Arindam Mallik
  • +1 more
  IEEE Journal on Emerging and Selected Topics in Circuits and Systems 2022 DOI: 10.1109/JETCAS.2022.3171826
  +Save
• DIANA: An End-to-End Energy-Efficient Digital and ANAlog Hybrid Neural Network SoC
  Digest of Technical Papers - IEEE International Solid-State Circuits Conference 2022 DOI: 10.1109/ISSCC42614.2022.9731716
  +Save
• Dynamic Quantization Range Control for Analog-in-Memory Neural Networks Acceleration
  ACM Transactions on Design Automation of Electronic Systems 2022 DOI: 10.1145/3498328
  +Save
• Tiny ci-SAR A/D Converter for Deep Neural Networks in Analog in-Memory Computation
  Proceedings - IEEE International Symposium on Circuits and Systems 2022 DOI: 10.1109/ISCAS48785.2022.9937613
  +Save
• Design-technology space exploration for energy efficient AiMC-based inference acceleration
  Proceedings - IEEE International Symposium on Circuits and Systems 2021 DOI: 10.1109/ISCAS51556.2021.9401064
  +Save
• In-memory realization of SHA-2 using ReVAMP architecture
  Proceedings of the IEEE International Conference on VLSI Design 2021 DOI: 10.1109/VLSID51830.2021.00013
  +Save
• Perspectives on Emerging Computation-in-Memory Paradigms
  Shubham Rai, Mengyun Liu, Anteneh Gebregiorgis +6 more
  Proceedings -Design, Automation and Test in Europe, DATE 2021 DOI: 10.23919/DATE51398.2021.9473976
  +Save
• CONTRA: Area-Constrained Technology Mapping Framework for Memristive Memory Processing Unit
  IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD 2020 DOI: 10.1145/3400302.3415681
  +Save
• CONTRA: Area-constrained technology mapping framework for memristive memory processing unit
  arXiv 2020 DOI: 10.48550/arxiv.2009.00881
  +Save
• Crossbar-Constrained Technology Mapping for ReRAM Based In-Memory Computing
  IEEE Transactions on Computers 2020 DOI: 10.1109/TC.2020.2964671
  +Save
• Efficient quantum circuits for square-root and inverse square-root
  Proceedings - 33rd International Conference on VLSI Design, VLSID 2020 - Held concurrently with 19th International Conference on Embedded Systems 2020 DOI: 10.1109/VLSID49098.2020.00027
  +Save
• Opportunities and limitations of emerging analog in-memory compute DNN architectures
  Technical Digest - International Electron Devices Meeting, IEDM 2020 DOI: 10.1109/IEDM13553.2020.9372006
  +Save
• SIMPLER MAGIC: Synthesis and Mapping of In-Memory Logic Executed in a Single Row to Improve Throughput
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 2020 DOI: 10.1109/TCAD.2019.2931188
  +Save
• Accelerating Binary-Matrix Multiplication on FPGA
  International System on Chip Conference 2019 DOI: 10.1109/SOCC46988.2019.1570544215
  +Save
• MUQUT: Multi-constraint quantum circuit mapping on NISQ computers: Invited paper
  IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD 2019 DOI: 10.1109/ICCAD45719.2019.8942132
  +Save
• MUQUT: Multi-constraint quantum circuit mapping on noisy intermediate-scale quantum computers
  arXiv 2019 DOI: 10.48550/arxiv.1911.08559
  +Save